LTC6952 datasheet(7/80 Pages) AD

7 / 80 page

LTC6952

6952f

For more information www.analog.com

Preliminary Technical Data

Advance Product Information Subject to Change

Rev PrA

ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating

junction temperature range, otherwise specifications are at TA = 25°C. VREF+ = VD+ = VVCO+ = VOUT+ = 3.3V, VCP+ = 5V unless otherwise

specified (Note 2). All voltages are with respect to GND.

SYMBOL PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

CML Clock Outputs (OUT0+, OUT0–, OUT1+, OUT1–, OUT2+, OUT2–, …, OUT10+, OUT10–)

fOUT

Output Frequency

Differential Termination = 100Ω,

MODEx = 0 (Clock Mode)

4500

MHz

Differential Termination = 100Ω,

MODEx = 1, 2, or 3 (SYSREF Modes)

150

VOD

Output Differential Voltage

Differential Termination = 100Ω

350

440

520

mVpk

Output Resistance

Differential

100

Output Common Mode Voltage

Differential Termination = 100Ω

VOUT+-1.0

Output Rise Time, 20% to 80%

Differential Termination = 100Ω

Output Fall Time, 80% to 20%

Differential Termination = 100Ω

Output Duty Cycle

Differential Termination = 100Ω

tPD-VCO

Propagation Delay from VCO± to OUT10

fVCO = 4500MHz, Mx = 16

335

Propagation Delay from VCO± to OUT10,

Tem-perature Variation

fVCO = 4500MHz, Mx = 16

0.35

ps/°C

tPD-REF

Propagation Delay from REF± to OUT5

RAO = 0, LOCK = 1 (Note 19)

450

±35

RAO = 1, LOCK = 1 (Note 19)

±55

Propagation Delay from REF± to OUT5,

Temperature Variation

RAO = 1, LOCK = 1 (Note 19)

0.2

±50

ps/°C

tSKEW

Skew, all Outputs

One Part, All Mx the Same, Even, or 1

±10

±35

One Part, Any Mx

±30

Across Multiple Parts, RAO = 1, All Mx the

Same, Even, or 1

±20

±50

Additional Output Delay, Mx = Odd vs

Mx = 1 or Even

Mx = 5, 11, 15, 17, 19, 25, or 27

Mx = 3, 7, 9, 13, 21, 23, 29, or 31

Power Supply Voltages

VREF+ Supply Range

3.15

3.3

3.45

VOUT+ Supply Range

3.15

3.3

3.45

VD+ Supply Range

3.15

3.3

3.45

VVCO+ Supply Range

3.15

3.3

3.45

VCP+ Supply Range

3.15

5.25

Power Supply Currents

IDDOUT

Sum VOUT+ Supply Currents

All Outputs Enabled (Note 5)

740

TBD

Typical JESD204B Application (Note 6)

570

PDALL = 1

500

µA

ICCCP

VCP+ Supply Current

ICP = 11.2mA

TBD

ICP = 420µA

PDALL = 1

500

µA

IDD-3.3V

Sum VD+, VREF+, VVCO+ Supply Currents

Digital Inputs at Supply Levels

160

TBD

Digital Inputs at Supply Levels, PDALL = 1

500

µA

Supply Current Deltas

PDx[1:0] = 2 (x = 0 to 10), Per Output

–34

PDx[1:0] = 3 (x = 0 to 10), Per Output

–68

EZS_SRQ± State = 1, SSRQ = 1 or SRQMD = 1

110

PDPLL = 1

–113

Mx = Odd (Not Mx = 1), Per Output

+8.6

ADELx = 1 to 31, Per Output

+3.0

ADELx = 32 to 63, Per Output

+4.7

LTC6952 датащи(PDF) 7 Page - Analog Devices

LTC6952 датащи(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

датащи скачать

ссылки URL