| поискавой системы для электроныых деталей |
|
TMS320VC5421 датащи(PDF) 64 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC5421 датащи(HTML) 64 Page - Texas Instruments |
|
64 / 104 page ![]() Electrical Specifications 64 December 1999 − Revised October 2008 SPRS098D 5.5 Clock Options The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four to generate the internal machine cycle. The selection of the clock mode is described in the software-programmable phase-locked loop (PLL) section. 5.5.1 Divide-By-Two, Divide-By-Four, and Bypass Clock Option (PLL Disabled) The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four to generate the internal machine cycle. The selection of the clock mode is described in the software-programmable phase-locked loop (PLL) section. The following timing requirements and switching characteristics tables assume testing over recommended operating conditions and H = 0.5tc(CO) (see Figure 5−2). Table 5−3. Divide-By-2 and Divide-by-4 Clock Options Timing Requirements MIN MAX UNIT tc(CI) Cycle time, CLKIN 20 † ns tf(CI) Fall time, CLKIN 8 ns tr(CI) Rise time, CLKIN 8 ns tw(CIL) Pulse duration, CLKIN low 5 ns tw(CIH) Pulse duration, CLKIN high 5 ns † This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies approaching 0 Hz. Table 5−4. Divide-By-2 and Divide-by-4 Clock Options Switching Characteristics PARAMETER MIN TYP MAX UNIT tc(CO) Cycle time, CLKOUT 40 2tc(CI) † ns tc(CO) Cycle time, CLKOUT − bypass mode 40 2tc(CI) † ns td(CIH-CO) Delay time, CLKIN high to CLKOUT high/low 3 6 10 ns tf(CO) Fall time, CLKOUT 2 ns tr(CO) Rise time, CLKOUT 2 ns tw(COL) Pulse duration, CLKOUT low H−2 H−1 H+2 ns tw(COH) Pulse duration, CLKOUT high H−2 H−1 H+2 ns † This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies approaching 0 Hz. tr(CO) tf(CO) CLKOUT CLKIN tw(COL) td(CIH-CO) tf(CI) tr(CI) tc(CO) tc(CI) tw(COH) tw(CIH) tw(CIL) Figure 5−2. External Divide-by-Two Clock Timing |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |