TMS320VC5421 datasheet(46/104 Pages) TI1

46 / 104 page

Functional Overview

December 1999 − Revised October 2008

SPRS098D

These new bit fields were created to allow the user to define the space-select for the DMA (internal/external).

Also, a new extended destination data page (XDSTDP[6:0], subaddress 029h) and extended source data

page (XSRCDP[6:0], subaddress 028h) have been created.

DLAXS(DMMCRn[5])

Destination

0 = No external access (default internal)

Destination

1 = External access

SLAXS(DMMCRn[11])

Source

0 = No external access (default internal)

Source

1 = External access

For the CPU external access, software can configure the memory cells to reside inside or outside the program

address map. When the cells are mapped into program space, the device automatically accesses them when

their addresses are within bounds. When the program address generation (PAGEN) logic generates an

address outside its bounds, the device automatically generates an external access. All DMA I/O space

accesses are mapped to the core-to-core FIFO.

3.8.3 DMA Controller Synchronization Events

The transfers associated with each DMA channel can be synchronized to one of several events. The DSYN

bit field of the DMA channel x sync select and frame count (DMSFCx) register selects the synchronization

event for a channel. The list of possible events and the DSYN values are shown in Table 3−10.

Table 3−10. DMA Synchronization Events

DSYN VALUE

DMA SYNCHRONIZATION EVENT

0000b

No synchronization used

0001b

McBSP0 Receive Event

0010b

McBSP0 Transmit Event

0011b

McBSP2 Receive Event

0100b

McBSP2 Transmit Event

0101b

McBSP1 Receive Event

0110b

McBSP1 Transmit Event

0111b

FIFO Receive Buffer Not Empty Event

1000b

FIFO Transmit Buffer Not Full Event

1001b − 1111b

Reserved

3.8.4 DMA Channel Interrupt Selection

The DMA controller can generate a CPU interrupt for each of the six channels. However, channels 0, 1, 2,

and 3 are multiplexed with other interrupt sources. DMA channels 0 and 1 share an interrupt line with the

receive and transmit portions of McBSP2 (IMR/IFR bits 6 and 7), and DMA channels 2 and 3 share an interrupt

line with the receive and transmit portions of McBSP1 (IMR/IFR bits 10 and 11). When the 5421 is reset, the

interrupts from these four DMA channels are deselected. The INTSEL bit field in the DMA channel priority and

enable control (DMPREC) register can be used to select these interrupts, as shown in Table 3−11.

Table 3−11. DMA Channel Interrupt Selection

INTSEL Value

IMR/IFR[6]

IMR/IFR[7]

IMR/IFR[10]

IMR/IFR[11]

00b (reset)

BRINT2

BXINT2

BRINT1

BXINT1

01b

BRINT2

BXINT2

DMAC2

DMAC3

10b

DMAC0

DMAC1

DMAC2

DMAC3

11b

Reserved

TMS320VC5421 датащи(PDF) 46 Page - Texas Instruments

TMS320VC5421 датащи(HTML) 46 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL