PC87413 datasheet(129/257 Pages) NSC

129 / 257 page

6.0 ACCESS.bus Interface (Continued)

Revision 1.2

129

www.national.com

Bit

Type

Description

R/W1S VSBLOCK (Conﬁguration Lock Until VSB Reset). Controls the reset source of the following lock bits:

LOCKMCF and LOCKGCF in the SIOCF1 register, LOCKFDS in the SIOCF6 register, LOCKCCF in the

CLOCKCF register, LOCKCFP in all GPCFG1 registers (for each GPIO pin), LOCKIOMP in the XIOCNF

LOCKXSCF in the XZM0-XZM3 registers (PC87417), LOCKXHP in the HAP0 and HAP1 registers

(PC87417), LOCK_TMRRST in the PWTMRCTL register and LOCK_SLP_ENC in the SLP_ST_CFG

0: Lock bits cleared by VDD Power-Up reset, by Hardware reset or by VSB Power-Up reset (default)

1: Lock bits cleared only by VSB Power-Up reset

R/W

UNLOCKM (Unlock Multiplexing Conﬁguration). When set to ‘1’, this bit resets the LOCKMCF bit in

the SIOCF1 register, ignoring the setting of the VSBLOCK bit. It always returns ‘0’ when read.

0: Normal operation (default)

1: Reset the LOCKMCF bit

R/W

UNLOCKG (Unlock GPIO Conﬁguration). When set to ‘1’, this bit resets the LOCKGCF bit in the

SIOCF1 register and the LOCKCFP bit in all the GPCFG1 registers (for each GPIO pin), ignoring the

setting of the VSBLOCK bit. It always returns ‘0’ when read.

0: Normal operation (default)

1: Reset the LOCKGCF and all the LOCKCFP bits

R/W

UNLOCKF (Unlock Fast Disable Conﬁguration). When set to ‘1’, this bit resets the LOCKFDS bit in

the SIOCF6 register, ignoring the setting of the VSBLOCK bit. It always returns ‘0’ when read.

0: Normal operation (default)

1: Reset the LOCKFDS bit

R/W

UNLOCKC (Unlock Clock Conﬁguration). When set to ‘1’, this bit resets the LOCKCCF bit in the

CLOCKCF register, ignoring the setting of the VSBLOCK bit. It always returns ‘0’ when read.

0: Normal operation (default)

1: Reset the LOCKCCF bit

R/W

UNLOCKX (Unlock X-Bus Conﬁguration). When set to ‘1’, this bit resets the LOCKIOMP bit in the

XIOCNF register, the LOCKMMP bit in the XMEMCNF2 register, the LOCKXSCF bit in the XZM0-XZM3

registers and the LOCKXHP bit in the HAP0 and HAP1 registers, ignoring the setting of the VSBLOCK

bit (PC87417). It always returns ‘0’ when read.

0: Normal operation (default)

1: Reset the LOCKIOMP, LOCKMMP, LOCKXSCF and LOCKXHP bits

R/W

UNLOCKR (Unlock RAM Lock Conﬁguration). When set to ‘1’, this bit resets all the bits of the RLR

when read.

0: Normal operation (default)

1: Reset all the bits of the RLR register

R/W

UNLOCKS (Unlock SWC Conﬁguration). When set to ‘1’, this bit resets the LOCK_TMRRST bit in the

PWTMRCTL register and the LOCK_SLP_ENC bit in the SLP_ST_CFG register, ignoring the setting of

the VSBLOCK bit. It always returns ‘0’ when read.

0: Normal operation (default)

1: Reset the LOCK_TMRRST and LOCK_SLP_ENC bits

PC87413 датащи(PDF) 129 Page - National Semiconductor (TI)

PC87413 датащи(HTML) 129 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL