PC87413 datasheet(27/257 Pages) NSC

27 / 257 page

1.0 Signal/Pin Connection and Description (Continued)

Revision 1.2

www.national.com

1.4.7

Keyboard and Mouse Controller (KBC)

1.4.8

General-Purpose I/O (GPIO)

Signal

Pin/s

I/O Buffer Type Power Well

Description

KBCLK

125

I/O

INTS/OD14

VDD

Keyboard Clock. Keyboard clock signal. External pull-up resistor

is required for PS/2 compliance. This pin is monitored during VDD

power-off for wake-up event detection.

KBDAT

126

I/O

INTS/OD14

VDD

Keyboard Data. Keyboard data signal. External pull-up resistor is

required for PS/2 compliance. This pin is monitored during VDD

power-off for wake-up event detection.

MCLK

127

I/O

INTS/OD14

VDD

Mouse Clock. Mouse clock signal. External pull-up resistor is

required for PS/2 compliance. This pin is monitored during VDD

power-off for wake-up event detection.

MDAT

128

I/O

INTS/OD14

VDD

Mouse Data. Mouse data signal. External pull-up resistor is

required for PS/2 compliance. This pin is monitored during VDD

power-off for wake-up event detection.

KBRST

122

I/O

INT/OD2

VDD

KBD Reset. Keyboard reset (P20) open-drain output.

GA20

123

I/O

INT/OD2

VDD

Gate A20. KBC gate A20 (P21) open-drain output.

P12,

P16, P17

121,

70, 66

I/O

INT/OD2,

O2/2

VDD

I/O Port. KBC quasi-bidirectional signal for general-purpose input

and output (controlled by KBC ﬁrmware).

Signal

Pin(s)

I/O Buffer Type Power Well

Description

GPIO01-04

125-128

I/O

INTS/

OD14,O3/14

VSB

General-Purpose I/O Ports. Each pin is configured

independently as input or I/O with or without static pull-up and

with either open-drain or push-pull output type. The GPIOEnn

pins have event detection capability.

GPIOE44, 45 50, 51

I/O

INTS/

OD12,O12/12

VSB

GPIO07

I/O

INTS/

OD4,O2/4

VSB

GPIO53

I/O

INTS/

OD2,O1/2

VSB

GPIO00,

GPIO05-06,

GPIOE10-17,

GPIO20-25,

GPIO26-27,

GPIO30-37,

GPIOE40-41,

GPIOE42, 43,

GPIOE46, 47,

GPIO50-52,

GPIO54, 55

124

9-10

1-8

14-19

22-23

24-31

2-21

35, 49

52, 53

36-38

54, 56

I/O

INTS/

OD6,O3/6

VSB

GPO60-62,

63, 64

32-34,

48, 55

OOD6,O3/6

VSB

General-Purpose Output Ports. Each pin is configured

independently for either open-drain or push-pull output type.

PC87413 датащи(PDF) 27 Page - National Semiconductor (TI)

PC87413 датащи(HTML) 27 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL