поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PEB2256HT датащи(PDF) 30 Page - Infineon Technologies AG

номер детали PEB2256HT
подробное описание детали  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT датащи(HTML) 30 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 26Page - Infineon Technologies AG PEB2256HT Datasheet HTML 27Page - Infineon Technologies AG PEB2256HT Datasheet HTML 28Page - Infineon Technologies AG PEB2256HT Datasheet HTML 29Page - Infineon Technologies AG PEB2256HT Datasheet HTML 30Page - Infineon Technologies AG PEB2256HT Datasheet HTML 31Page - Infineon Technologies AG PEB2256HT Datasheet HTML 32Page - Infineon Technologies AG PEB2256HT Datasheet HTML 33Page - Infineon Technologies AG PEB2256HT Datasheet HTML 34Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 490 page
background image
FALC56 V1.2
PEB 2256
Pin Descriptions
Data Sheet
30
2002-08-27
51
E9
ALE
I + PU
Address Latch Enable
A high on this line indicates an address on an
external multiplexed address/data bus. The
address information provided on lines A(7:0) is
internally latched with the falling edge of ALE.
This function allows the FALC
®56 to be
connected to a multiplexed address/data bus
without the need for external latches. In this
case, pins A(7:0) must be connected to the
data bus pins externally. In case of
demultiplexed mode this pin can be connected
directly to
V
DD or can be left open.
52
E7
RD/DS
I + PU
Read Enable (Intel bus mode)
This signal indicates a read operation. When
the FALC
®56 is selected via CS, the RD signal
enables the bus drivers to output data from an
internal register addressed by A(7:0) to the
Data Bus.
Data Strobe (Motorola bus mode)
This pin serves as input to control read/write
operations.
53
D7
WR/RW
I + PU
WRite Enable (Intel bus mode)
This signal indicates a write operation. When
CS is active the FALC
®56 loads an internal
register with data provided on the data bus.
Read/Write Enable (Motorola bus mode)
This signal distinguishes between read and
write operation.
12
E3
DBW
I + PU
Data Bus Width (Bus interface mode)
A low signal on this input selects the 8-bit bus
interface mode. A high signal on this input
selects the 16-bit bus interface mode. In this
case word transfer to/from the internal
registers is enabled. Byte transfers are
implemented by using A0 and BHE/BLE.
Table 1
Pin Definitions - Microprocessor Interface (cont’d)
Pin
No.
Ball
No.
Symbol
Input (I)
Output (O)
Supply (S)
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com