поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

PEB2256HT датащи(PDF) 49 Page - Infineon Technologies AG

номер детали PEB2256HT
подробное описание детали  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT датащи(HTML) 49 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 45Page - Infineon Technologies AG PEB2256HT Datasheet HTML 46Page - Infineon Technologies AG PEB2256HT Datasheet HTML 47Page - Infineon Technologies AG PEB2256HT Datasheet HTML 48Page - Infineon Technologies AG PEB2256HT Datasheet HTML 49Page - Infineon Technologies AG PEB2256HT Datasheet HTML 50Page - Infineon Technologies AG PEB2256HT Datasheet HTML 51Page - Infineon Technologies AG PEB2256HT Datasheet HTML 52Page - Infineon Technologies AG PEB2256HT Datasheet HTML 53Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 490 page
background image
FALC56 V1.2
PEB 2256
Pin Descriptions
Data Sheet
49
2002-08-27
Note: oD = open drain output
PU = input or input/output comprising an internal pullup device
To override the internal pullup by an external pulldown, a resistor value of 22 k
Ω
is recommended.
The pullup devices are activated during reset, this means their state is undefined
until the reset signal has been applied.
Unused pins containing pullups can be left open.
Unused Pins
19
20
74
80
A4
B2
E5
H1
H2
N.C.
not connected, to be left open for compatibility
with future products.
Boundary Scan/Joint Test Access Group (JTAG)
14
F1
TRS
I + PU
Test Reset for Boundary Scan
(active low). If not connected, an internal pullup
transistor ensures high input level.
If the JTAG boundary scan is not used, this pin
must be connected to RES or V
SS.
15
G1
TDI
I + PU
Test Data Input for Boundary Scan
If not connected an internal pullup transistor
ensures high input level.
16
F2
TMS
I + PU
Test Mode Select for Boundary Scan
If not connected an internal pullup transistor
ensures high input level.
17
G3
TCK
I + PU
Test Clock for Boundary Scan
If not connected an internal pullup transistor
ensures high input level.
18
G2
TDO
O
Test Data Output for Boundary Scan
Table 5
Pin Definitions - Miscellaneous (cont’d)
Pin
No.
Ball
No.
Symbol
Input (I)
Output (O)
Supply (S)
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com