поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PEB2256HT датащи(PDF) 32 Page - Infineon Technologies AG

номер детали PEB2256HT
подробное описание детали  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT датащи(HTML) 32 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 28Page - Infineon Technologies AG PEB2256HT Datasheet HTML 29Page - Infineon Technologies AG PEB2256HT Datasheet HTML 30Page - Infineon Technologies AG PEB2256HT Datasheet HTML 31Page - Infineon Technologies AG PEB2256HT Datasheet HTML 32Page - Infineon Technologies AG PEB2256HT Datasheet HTML 33Page - Infineon Technologies AG PEB2256HT Datasheet HTML 34Page - Infineon Technologies AG PEB2256HT Datasheet HTML 35Page - Infineon Technologies AG PEB2256HT Datasheet HTML 36Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 490 page
background image
FALC56 V1.2
PEB 2256
Pin Descriptions
Data Sheet
32
2002-08-27
•
Table 2
Pin Definitions - Line Interface
Pin
No.
Ball
No.
Symbol
Input (I)
Output (O)
Supply (S)
Function
Line Interface Receive
3
C2
RL1
I (analog)
Line Receiver 1
Analog input from the external transformer.
Selected if LIM1.DRS is cleared.
RDIP
I
Receive Data Input Positive
Digital input for received dual-rail PCM(+) route
signal which is latched with the internally
recovered receive route clock. An internal
DPLL extracts the receive route clock from the
incoming data pulses. The duty cycle of the
received signal has to be close to 50%.
The dual-rail mode is selected if LIM1.DRS
and FMR0.RC1 are set. Input polarity is
selected by bit RC0.RDIS (after reset: active
low), line coding is selected by FMR0.RC(1:0).
ROID
I
Receive Optical Interface Data
Unipolar data received from a fiber-optical
interface with 2048 kbit/s (E1) or 1544 kbit/s
(T1/J1). Latching of data is done with the falling
edge of RCLKI. Input polarity is selected by bit
RC0.RDIS.
The single-rail mode is selected if LIM1.DRS is
set and FMR0.RC1 is cleared.
If CMI coding is selected
(FMR0.RC(1:0) = 01), an internal DPLL
recovers clock an data; no clock signal on
RCLKI is required.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com