поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PEB2256HT датащи(PDF) 67 Page - Infineon Technologies AG

номер детали PEB2256HT
подробное описание детали  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT датащи(HTML) 67 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 63Page - Infineon Technologies AG PEB2256HT Datasheet HTML 64Page - Infineon Technologies AG PEB2256HT Datasheet HTML 65Page - Infineon Technologies AG PEB2256HT Datasheet HTML 66Page - Infineon Technologies AG PEB2256HT Datasheet HTML 67Page - Infineon Technologies AG PEB2256HT Datasheet HTML 68Page - Infineon Technologies AG PEB2256HT Datasheet HTML 69Page - Infineon Technologies AG PEB2256HT Datasheet HTML 70Page - Infineon Technologies AG PEB2256HT Datasheet HTML 71Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 490 page
background image
FALC56 V1.2
PEB 2256
Functional Description E1
Data Sheet
67
2002-08-27
•Slave mode
In slave mode (LIM0.MAS = 0) the DCO-R is synchronized on the recovered route
clock. In case of LOS the DCO-R switches automatically to Master mode. If bit
CMR1.DCS is set automatic switching from RCLK to SYNC is disabled.
• Master mode
In master mode (LIM0.MAS = 1) the jitter attenuator is in free running mode if no clock
is supplied on pin SYNC. If an external clock on the SYNC input is applied, the DCO-R
synchronizes to this input. The external frequency can be 2.048 MHz (IPC.SSYF = 0)
or 8.0 kHz (IPC.SSYF = 1).
The following table shows the clock modes with the corresponding synchronization
sources.
The jitter attenuator meets the jitter transfer requirements of the ITU-T I.431 and G.735
to 739 (refer to Figure 17)
Table 13
System Clocking (E1)
Mode
Internal
LOS Active
SYNC
Input
System Clocks generated by DCO-R
Master
independent Fixed to
V
DD
DCO-R centered, if CMR2.DCF = 0.
(CMR2.DCF should not be set)
Master
independent 2.048
MHz
Synchronized to SYNC input (external 2.048
MHz, IPC.SSYF = 0)
Master
independent 8.0 kHz
Synchronized to SYNC input (external 8.0 kHz,
IPC.SSYF = 1, CMR2.DCF = 0)
Slave
no
Fixed to
V
DD
Synchronized to line RCLK
Slave
no
2.048
MHz
Synchronized to line RCLK
Slave
yes
Fixed to
V
DD
CMR1.DCS = 0:
DCO-R is centered, if CMR2.DCF = 0.
(CMR2.DCF should not be set)
CMR1.DCS = 1:
Synchronized on line RCLK
Slave
yes
2.048
MHz
CMR1.DCS = 0:
Synchronized to SYNC input
(external 2.048 MHz)
CMR1.DCS = 1:
Synchronized on line clock RCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com