поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

PEB2256HT датащи(PDF) 48 Page - Infineon Technologies AG

номер детали PEB2256HT
подробное описание детали  E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
PDF  490 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INFINEON [Infineon Technologies AG]
домашняя страница  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

PEB2256HT датащи(HTML) 48 Page - Infineon Technologies AG

Back Button PEB2256HT Datasheet HTML 44Page - Infineon Technologies AG PEB2256HT Datasheet HTML 45Page - Infineon Technologies AG PEB2256HT Datasheet HTML 46Page - Infineon Technologies AG PEB2256HT Datasheet HTML 47Page - Infineon Technologies AG PEB2256HT Datasheet HTML 48Page - Infineon Technologies AG PEB2256HT Datasheet HTML 49Page - Infineon Technologies AG PEB2256HT Datasheet HTML 50Page - Infineon Technologies AG PEB2256HT Datasheet HTML 51Page - Infineon Technologies AG PEB2256HT Datasheet HTML 52Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 490 page
background image
FALC56 V1.2
PEB 2256
Pin Descriptions
Data Sheet
48
2002-08-27
•
Table 5
Pin Definitions - Miscellaneous
Pin
No.
Ball
No.
Symbol
Input (I)
Output (O)
Supply (S)
Function
Power Supply
4D3
V
DDR
S
Positive Power Supply for the analog
receiver
1A1
V
SSR
S
Power Ground for the analog receiver
6D2
V
DDX
S
Positive Power Supply for the analog
transmitter
8D1
V
SSX
S
Power Ground for the analog transmitter
9
24
34
41
58
71
A5
C8
E2
G4
J6
J9
V
DD
S
Positive Power Supply
for the digital subcircuits (3.3 V)
For correct operation, all six pins have to be
connected to positive power supply.
10
25
35
42
59
72
B9
C5
E4
H9
J3
J7
V
SS
S
Power Ground for digital subcircuits (0 V)
For correct operation, all six pins have to be
connected to ground.
Device Reset
13
F3
RES
I
Reset
A low signal on this pin forces the FALC
®56
into reset state. During reset the FALC
®56
needs an active clock on pin MCLK.
During reset all bidirectional output stages are
in input mode, if signal RD is “high” (to disable
the data bus output drivers).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com