поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RM0319 датащи(PDF) 281 Page - STMicroelectronics

номер детали RM0319
подробное описание детали  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0319 датащи(HTML) 281 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 277Page - STMicroelectronics RM0319 Datasheet HTML 278Page - STMicroelectronics RM0319 Datasheet HTML 279Page - STMicroelectronics RM0319 Datasheet HTML 280Page - STMicroelectronics RM0319 Datasheet HTML 281Page - STMicroelectronics RM0319 Datasheet HTML 282Page - STMicroelectronics RM0319 Datasheet HTML 283Page - STMicroelectronics RM0319 Datasheet HTML 284Page - STMicroelectronics RM0319 Datasheet HTML 285Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 281 / 368 page
background image
RM0319
LCD display controller (CLCD)
Doc ID 022640 Rev 3
281/368
24.4.11
Bus architecture
The CLCD incorporates a master and a slave interface.
The master interface is directly connected to a memory controller with an AMBA AHB slave
interface, while the slave interface is connected to the AMBA AHB bus.
AMBA AHB supports a wide range of on-chip bus sizes, from eight bits up to 1 024 bits. The
CLCD master and slave interfaces are implemented as 32 bit data bus devices only.
24.5
Clocks
The CLCDCLK for the CLCD IP can be input from 2 sources. LCD Timing Register2 selects
between HCLK and 48MHz clock.
Figure 97.
CLCD clock muxing scheme
24.6
Interrupts
There are five interrupts generated by the CLCD. The following are individual maskable
active HIGH interrupts:
CLCDMBEINTR
CLCDVCOMPINTR
CLCDLNBUINTR
CLCDFUFINTR
The output is a single combined interrupt: CLCDINTR. Each of the four individual maskable
interrupts is enabled or disabled by changing the mask bits in the LCDIMSC Register. The
status of the individual interrupt sources can be read from the LCDRIS Register.
48 MHz
Register Block
DMA FIFO
LCD Control
LCD Panel
Palete RAM
CLCDCLK
HCLK
CLCDCLKSEL
System Frame
Buffer Memory
AHB Master only
Interface bus for DMA
AHB Slave only Interface bus for
Controller programming
CLCD Controller



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com