82374EB datasheet(69/208 Pages) INTEL

69 / 208 page

82374EB82374SB

Bit

Description

Chaining Buffer Expired

When a chain buffer expiration control read returns 0 bit 7530 indicates

that Channel 7530 will assert IRQ13 when the DMA channel reaches terminal count When a

chain buffer expiration control read returns 1 bit 7530 indicates that Channel 7530 will assert

TC when the DMA controller reaches terminal count This bit will reset to 0 following a reset

Reserved

3221 SCATGASCATTER-GATHER COMMAND REGISTER

0410hChannels 0

0411hChannels 1

0412hChannels 2

0413hChannels 3

0415hChannels 5

0416hChannels 6

0417hChannels 7

Default Value

00xxxx00b

Attribute

Write Only Relocateable

Size

8 Bits

The Scatter-Gather command register controls operation of the Descriptor Table aspect of S-G transfers The

S-G command register is write only The current S-G transfer status can be read in the S-G channel’s corre-

sponding S-G Status register The S-G command register can initiate a S-G transfer and stop a transfer

Scatter-Gather commands are issued with command codes Bits 10 are used to implement the code mecha-

nism The S-G codes are described in the table below Bit 7 is used to control the IRQ13EOP assertion that

follows a terminal count Bit 6 controls the effect of bit 7 Common Scatter-Gather command writes are listed

in Table 2

Table 2 Scatter Gather Command Bits

Command

Bits

7654

3210

No S-G operation (S-G NOOP)

0000

0000b

Start S-G

xx00

0001b

Stop S-G

xx00

0010b

Issue IRQ13 on Terminal Count

0100

00xxb

Issue EOP on Terminal Count

1100

00xxb

Note that the ‘‘x’’ don’t care states in Table 2 do not preclude programming those bits during the command

write For instance for any S-G command code on bits 10

an optional selection of IRQ13 or EOP can take

place if bit 7 is set to 1 and the appropriate choice is made for bit 6 All 0’s in the command byte indicate an S-

G NOOP no S-G command is issued and EOPIRQ13 modification is disabled Note that an EOPIRQ13

modification can be made while disabling the S-G command bits (bits 10 e00b) conversely an S-G com-

mand may be issued while EOPIRQ13 modification is disabled (bit 6e0b) After a reset or Master Clear

IRQ13 is disabled and EOP is enabled

82374EB датащи(PDF) 69 Page - Intel Corporation

82374EB датащи(HTML) 69 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL