AD9523-1SLASHPCBZ datasheet(7/60 Pages) AD

7 / 60 page

AD9523-1

Rev. B | Page 7 of 60

PLL1 OUTPUT CHARACTERISTICS

Table 7.

Parameter1

Min

Typ

Max

Unit

Test Conditions/Comments

MAXIMUM OUTPUT FREQUENCY

250

MHz

Rise Time/Fall Time (20% to 80%)

387

665

15 pF load

Duty Cycle

f = 250 MHz

OUTPUT VOLTAGE HIGH

Output driver static

VDD3_PLL − 0.25

Load current = 10 mA

VDD3_PLL − 0.1

Load current = 1 mA

OUTPUT VOLTAGE LOW

Output driver static

0.2

Load current = 10 mA

0.1

Load current = 1 mA

1 CMOS driver strength: strong (see Table 52).

OUT0, OUT0 TO OUT13, OUT13 DISTRIBUTION OUTPUT CHARACTERISTICS

Duty cycle performance is specified with the invert divider bit set to 1, and the divider phase bits set to 0.5. (For example, for Channel 0,

0x190[7] = 1 and 0x192[7:2] = 1.)

Table 8.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

LVPECL MODE

Maximum Output Frequency

GHz

Minimum VCO/maximum dividers

Rise Time/Fall Time (20% to 80%)

117

147

100 Ω termination across output pair

Duty Cycle

f < 500 MHz

f = 500 MHz to 800 MHz

f = 800 MHz to 1 GHz

Differential Output Voltage Swing

643

775

924

Magnitude of voltage across pins; output

driver static

Common-Mode Output Voltage

VDD – 1.5

VDD − 1.4

VDD − 1.25

Output driver static

SCALED HSTL MODE, 16 mA

Maximum Output Frequency

GHz

Minimum VCO/maximum dividers

Rise Time/Fall Time (20% to 80%)

112

141

100 Ω termination across output pair

Duty Cycle

f < 500 MHz

f = 500 MHz to 800 MHz

f = 800 MHz to 1 GHz

Differential Output Voltage Swing

1.3

1.6

1.7

Nominal supply

Supply Sensitivity

0.6

mV/

Change in output swing vs.

VDD3_OUT[x:y] (ΔVOD/ΔVDD3)

Common-Mode Output Voltage

VDD − 1.76

VDD − 1.6

VDD − 1.42

LVDS MODE, 3.5 mA

Maximum Output Frequency

GHz

Rise Time/Fall Time (20% to 80%)

138

161

100 Ω termination across output pair

Duty Cycle

f < 500 MHz

f = 500 MHz to 800 MHz

f = 800 MHz to 1 GHz

Differential Output Voltage Swing

Balanced

247

454

Voltage swing between output pins;

output driver static

Unbalanced

Absolute difference between voltage

swing of normal pin and inverted pin

Common-Mode Output Voltage

1.125

1.375

Output driver static

Common-Mode Difference

Voltage difference between output pins;

output driver static

Short-Circuit Output Current

3.5

Output driver static

AD9523-1/PCBZ датащи(PDF) 7 Page - Analog Devices

AD9523-1/PCBZ датащи(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL