AD9523-1SLASHPCBZ datasheet(40/60 Pages) AD

40 / 60 page

AD9523-1

Rev. B | Page 40 of 60

CONTROL REGISTERS

CONTROL REGISTER MAP

Register addresses that are not listed in Table 30 are not used, and writing to those registers has no effect. Registers that are marked as

reserved should never have their values changed. When writing to registers with bits that are marked reserved, the user should take care

to always write the default value for the reserved bits.

Table 30. Control Register Map

Addr

(Hex)

Name

(MSB)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

(LSB)

Bit 0

Default

Value

(Hex)

Serial Port Configuration

SPI mode

serial port

configuration

SDO

active

LSB first/

address

increment

Soft reset

Reserved

Soft reset

LSB first/

address

increment

SDO active

0x00

0x000

I2C mode

serial port

configuration

Reserved

Soft reset

Reserved

Soft reset

Reserved

0x00

0x004

Readback

control

Reserved

Read back

active registers

0x00

0x005

EEPROM customer version ID[7:0] (LSB)

0x00

0x006

EEPROM

customer

version ID

EEPROM customer version ID[15:8] (MSB)

0x00

Input PLL (PLL1)

0x010

10-bit REFA R divider[7:0] (LSB)

0x00

0x011

PLL1 REFA

R divider

control

Reserved

10-bit REFA R divider[9:8]

(MSB)

0x00

0x012

10-bit REFB R divider[7:0] (LSB)

0x00

0x013

PLL1 REFB

R divider

control

Reserved

10-bit REFB R divider[9:8]

(MSB)

0x00

0x014

PLL1 reference

test divider

Reserved

REF_TEST divider

0x00

0x015

PLL1 reserved

Reserved

0x00

0x016

10-bit PLL1 feedback divider[7:0] (LSB)

0x00

0x017

PLL1 feedback

N divider

control

Reserved

10-bit PLL1 feedback divider[9:8]

(MSB)

0x00

0x018

PLL1

charge

pump

tristate

PLL1 charge pump control

0x0C

0x019

PLL1 charge

pump control

Reserved

Enable SPI

control of

antibacklash

pulse width

Antibacklash

pulse width control

PLL1 charge pump mode

0x00

0x01A

PLL1

input receiver

control

REF_TEST

input

receiver

enable

REFB

differential

receiver

enable

REFA

differential

receiver

enable

REFB receiver

enable

REFA

receiver

enable

Input

REFA, REFB

receiver

power-

down

control

enable

OSC_IN

single-ended

receiver

mode enable

(CMOS mode)

OSC_IN

differential

receiver

mode enable

0x00

0x01B

REF_TEST,

REFA, REFB,

and ZD_IN

control

Bypass

REF_TEST

divider

Bypass

feedback

divider

Zero delay

mode

OSC_IN signal

feedback

for PLL1

ZD_IN

single-

ended

receiver

mode

enable

(CMOS

mode)

ZD_IN

differ-

ential

receiver

mode

enable

REFB

single-ended

receiver

mode enable

(CMOS mode)

REFA

single-ended

receiver

mode enable

(CMOS mode)

0x00

0x01C

PLL1

miscellaneous

control

Enable

REFB

R divider

indepen-

dent

division

control

OSC_CTRL

control

voltage to

VCC/2

when ref

clock fai

Reserved

Reference selection mode

Bypass REFB

R divider

Bypass REFA

R divider

0x00

AD9523-1/PCBZ датащи(PDF) 40 Page - Analog Devices

AD9523-1/PCBZ датащи(HTML) 40 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL