MPC8569E datasheet(108/127 Pages) FREESCALE

108 / 127 page

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Enhanced Secure Digital Host Controller (eSDHC)

Freescale Semiconductor

108

The following figure shows how the AC timing diagram applies to GPCM in PLL bypass mode. The same principle applies to

UPM and FCM.

Figure 60. GPCM Output Timing Diagram (PLL Bypass Mode)

2.16

Enhanced Secure Digital Host Controller (eSDHC)

This section describes the DC and AC electrical specifications for the eSDHC interface of the MPC8569E.

2.16.1

eSDHC DC Electrical Characteristics

The following table provides the DC electrical characteristics for the eSDHC interface of the MPC8569E.

Table 68. eSDHC Interface DC Electrical Characteristics

At recommended operating conditions with OVDD =3.3 V

Characteristic

Symbol

Condition

Min

Max

Unit

Notes

Input high voltage

VIH

—0.625

× OV

—V

Input low voltage

VIL

—

0.25

× OV

Output high voltage

VOH

IOH = –100 μA at

OVDD min

0.75

× OV

—V

—

Output low voltage

VOL

IOL = 100 μA at

OVDD min

—

0.125

× OV

V—

tarcs +tLBKHOV

LCLK

LAD[0:31]

LBCTL

tLBONOT

LCS_B

LGPL2/LOE_B

address

taddr

taoe +tLBKHOV

LWE_B

tawcs +tLBKHOV

tLBONOT

address

taddr

tawe +tLBKHOV

tLBKHOX

trc

toen

read data

write data

twen

twc

write

read

LALE

1 t

addr is programmable and determined by LCRR[EADC] and ORx[EAD].

2 t

arcs, tawcs, taoe, trc, toen, tawe, twc, twen are determined by ORx. Refer to the MPC8569E reference manual.

MPC8569E датащи(PDF) 108 Page - Freescale Semiconductor, Inc

MPC8569E датащи(HTML) 108 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL