поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8569E датащи(PDF) 35 Page - Freescale Semiconductor, Inc

номер детали MPC8569E
подробное описание детали  MPC8569E PowerQUICC III
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8569E датащи(HTML) 35 Page - Freescale Semiconductor, Inc

Back Button MPC8569E Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 39Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 127 page
background image
Pinout List
MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
35
XGND
U24
SerDes Transceiver
Pad GND
——
XGND
V22
SerDes Transceiver
Pad GND
——
XGND
W23
SerDes Transceiver
Pad GND
——
XGND
Y21
SerDes Transceiver
Pad GND
——
AGND_SRDS
U25
SerDes PLL GND
Notes:
1. All multiplexed signals are listed only once and do not reoccur.
2. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the
reset state. This pull-up is designed such that it can be overpowered by an external 4.7-k
Ω pull-down resistor. However, if the
signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at
reset, then a pull-up or active driver is needed.
3. When configured as I2C, this pin is an open drain signal and recommend a pull-up resistor (1 k
Ω) be placed on this pin to
OVDD. When configured as SD, this pin is not open drain and does not require a pull-up.
4. This pin has a weak internal pull-up resistor (~20 k
Ω).
5. This pin is an open drain signal.
6. Recommend a weak pull-up resistor (2–10 k
Ω) be placed on this pin to OV
DD.
7. This pin requires a 200-
Ω pull-down to ground.
8. Do not connect.
9. Recommend a weak pull-down resistor (2–10 k
Ω) be placed on this pin to GND.
10. These are test signals for factory use only and must be pulled up (100
Ω–1 kΩ) to OV
DD for normal machine operation.
11. These pins must not be pulled down during power-on reset.
12. See AN4232 MPC8569E PowerQUICC III Design Checklist for the required PLL filters to be attached to the AVDD pin.
13. These pins are connected to the VDD/GND planes internally and may be used by the core power supply to improve tracking
and regulation.
14. This pin selects the voltage of eLBC interface (BVDD). This pin has internal weak pull down.
15. This pin selects the voltage of UCC1 and UCC3 interfaces (LVDD1). This pin has internal weak pull down.
16. This pin selects the voltage of UCC2 and UCC4 interfaces (LVDD2). This pin has internal weak pull down.
17. This pin requires a 100-
Ω pull down to ground.
18. The value of LA[24:27] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-k
Ω pull-up or pull-down
resistors. See AN4232 MPC8569E PowerQUICC III Design Checklist for more details.
19. The value of QE_PE[27:29] during reset sets the DDR clock PLL settings. These pins require 4.7-k
Ω pull up or pull down
resistors. See AN4232 MPC8569E PowerQUICC III Design Checklist for more details.
20. The value of LALE, LGPL2/LOE/LFRE and LBCTL at reset set the e500 core clock to CCB Clock PLL ratio. These pins
require 4.7-k
Ω pull-up or pull-down resistors. See the AN4232 MPC8569E PowerQUICC III Design Checklist for more details.
21. The value of LCS[3:7] at reset sets the QE PLL settings. These pins require 4.7-k
Ω pull up or pull down resistors. See
AN4232 MPC8569E PowerQUICC III Design Checklist for more details.
22. The value of QE_PB[27:28], QE_PC4 and QE_PD4 at reset sets the Boot ROM location. These pins require 4.7-k
Ω pull up
or pull down resistors. See the MPC8569E PowerQUICC III Integrated Host Processor Family Reference Manual for details
23. These pins are sampled at reset for general-purpose configuration use by software. The value of LAD[0:15] at reset sets the
upper 16 bits of the GPPORCR
24. These pins must not be pulled up during power-on reset.
25. This output is actively driven during reset rather than being three-stated during reset.
Table 1. MPC8569E Pinout Listing (continued)
Signal1
Package Pin Number
Pin Type
Power Supply
Note



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com