поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8569E датащи(PDF) 41 Page - Freescale Semiconductor, Inc

номер детали MPC8569E
подробное описание детали  MPC8569E PowerQUICC III
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8569E датащи(HTML) 41 Page - Freescale Semiconductor, Inc

Back Button MPC8569E Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 40Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 41Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 42Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 43Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 44Page - Freescale Semiconductor, Inc MPC8569E Datasheet HTML 45Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 127 page
background image
Overall DC Electrical Characteristics
MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
41
The following table provides the PLL lock times.
Maximum rise/fall time of HRESET
1
SYSCLK
5
Minimum assertion time for SRESET
3
SYSCLK
4
PLL input setup time with stable SYSCLK before HRESET negation
2
SYSCLK
Input setup time for POR configurations (other than PLL configuration)
with respect to negation of HRESET
4
SYSCLK
4
Input hold time for all POR configurations (including PLL configuration)
with respect to negation of HRESET
8
SYSCLK
4
Maximum valid-to-high impedance time for actively driven POR
configurations with respect to negation of HRESET
5
SYSCLK
4
Note:
1. There may be some extra current leakage when driving signals high during this time.
2. Reset assertion timing requirements for DDR3 DRAMs may differ.
3. TRST is an asynchronous level sensitive signal. For guidance on how this requirement can be met, refer to the JTAG signal
termination guidelines in AN4232 MPC8569E PowerQUICC III Design Checklist.
4. SYSCLK is the primary clock input for the MPC8569E.
5. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is
guaranteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.
Table 6. PLL Lock Times
Parameter
Min
Max
Unit
Core PLL lock time
100
μs
Platform PLL lock time
100
μs
QUICC Engine block PLL lock time
100
μs
DDR PLL lock times
100
μs
Table 5. RESET Initialization Timing Specifications (continued)
Parameter
Min
Max
Unit
Notes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com