поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX35 датащи(PDF) 69 Page - Freescale Semiconductor, Inc

номер детали IMX35
подробное описание детали  i.MX35 Applications Processors for Industrial and Consumer Products
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX35 датащи(HTML) 69 Page - Freescale Semiconductor, Inc

Back Button IMX35 Datasheet HTML 65Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 66Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 67Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 68Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 69Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 70Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 71Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 72Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 73Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 148 page
background image
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 6
Freescale Semiconductor
69
4.9.13.1
Synchronous Interfaces
This section discusses the interfaces to active matrix TFT LCD panels, Sharp HR-TFT, and dual-port smart
displays.
4.9.13.1.4
Interface to Active Matrix TFT LCD Panels, Functional Description
Figure 48 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure,
signals are shown with negative polarity. The sequence of events for active matrix interface timing is as
follows:
DISPB_D3_CLK latches data into the panel on its negative edge (when positive polarity is
selected). In active mode, DISPB_D3_CLK runs continuously.
DISPB_D3_HSYNC causes the panel to start a new line.
DISPB_D3_VSYNC causes the panel to start a new frame. It always encompasses at least one
HSYNC pulse.
DISPB_D3_DRDY acts like an output enable signal to the CRT display. This output enables the
data to be shifted to the display. When disabled, the data is invalid and the trace is off.
Figure 48. Interface Timing Diagram for TFT (Active Matrix) Panels
4.9.13.1.5
Interface to Active Matrix TFT LCD Panels, Electrical Characteristics
Figure 49 depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and
the data. All figure parameters shown are programmable. The timing images correspond to inverse polarity
DISPB_D3_CLK
123
m
m–1
DISPB_D3_HSYNC
DISPB_D3_VSYNC
DISPB_D3_HSYNC
LINE 1
LINE 2
LINE 3
LINE 4
LINE n – 1
LINE n
DISPB_D3_DRDY
DISPB_D3_DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com