поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX35 датащи(PDF) 62 Page - Freescale Semiconductor, Inc

номер детали IMX35
подробное описание детали  i.MX35 Applications Processors for Industrial and Consumer Products
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX35 датащи(HTML) 62 Page - Freescale Semiconductor, Inc

Back Button IMX35 Datasheet HTML 58Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 59Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 60Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 61Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 62Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 63Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 64Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 65Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 66Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 148 page
background image
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 6
Freescale Semiconductor
62
4.9.8.3
MII Transmit Signal Timing
The transmitter timing signals consist of FEC_TXD[3:0], FEC_TX_EN, FEC_TX_ER, and
FEC_TX_CLK. The transmitter functions correctly up to a FEC_TX_CLK maximum frequency of
25 MHz + 1%. There is no minimum frequency requirement. Additionally, the processor clock frequency
must exceed twice the FEC_TX_CLK frequency. Table 45 lists MII transmit channel timings.
1 FEC_TX_EN, FEC_TX_CLK, and FEC_TXD0 have the same timing when in 10 Mbps 7-wire interface mode.
Figure 41 shows the MII transmit signal timings listed in Table 45.
Figure 41. MII Transmit Signal Timing Diagram
4.9.8.4
MII Asynchronous Inputs Signal Timing
The MII asynchronous timing signals are FEC_CRS and FEC_COL. Table 46 lists MII asynchronous
inputs signal timing.
1 FEC_COL has the same timing in 10 Mbit 7-wire interface mode.
Table 45. MII Transmit Signal Timing
Num
Characteristic1
Min.
Max.
Unit
M5
FEC_TX_CLK to FEC_TXD[3:0], FEC_TX_EN, FEC_TX_ER
invalid
5—
ns
M6
FEC_TX_CLK to FEC_TXD[3:0], FEC_TX_EN, FEC_TX_ER
valid
—20
ns
M7
FEC_TX_CLK pulse width high
35%
65%
FEC_TX_CLK period
M8
FEC_TX_CLK pulse width low
35%
65%
FEC_TX_CLK period
Table 46. MII Asynch Inputs Signal Timing
Num
Characteristic
Min.
Max.
Unit
M91
FEC_CRS to FEC_COL minimum pulse width
1.5
—
FEC_TX_CLK period
FEC_TX_CLK (input)
FEC_TXD[3:0] (outputs)
FEC_TX_EN
FEC_TX_ER
M7
M8
M5
M6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com