поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX35 датащи(PDF) 55 Page - Freescale Semiconductor, Inc

номер детали IMX35
подробное описание детали  i.MX35 Applications Processors for Industrial and Consumer Products
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX35 датащи(HTML) 55 Page - Freescale Semiconductor, Inc

Back Button IMX35 Datasheet HTML 51Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 52Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 53Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 54Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 55Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 56Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 57Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 58Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 59Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 148 page
background image
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 6
Freescale Semiconductor
55
NOTE
SDRAM CLK and DQS-related parameters are measured from the 50%
point—that is, “high” is defined as 50% of signal value and “low” is defined
as 50% of signal value.
The timing parameters are similar to the ones used in SDRAM data sheets.
Table 40 indicates SDRAM requirements. All output signals are driven by
the ESDCTL at the negative edge of SDCLK, and the parameters are
measured at maximum memory frequency.
Figure 36. Mobile DDR SDRAM DQ versus DQS and SDCLK Read Cycle Timing Diagram
NOTE
SDRAM CLK and DQS-related parameters are measured from the 50%
point—that is, “high” is defined as 50% of signal value, and “low” is
defined as 50% of signal value.
The timing parameters are similar to the ones used in SDRAM data sheets.
Table 41 indicates SDRAM requirements. All output signals are driven by
the ESDCTL at the negative edge of SDCLK, and the parameters are
measured at maximum memory frequency.
Table 41. Mobile DDR SDRAM Read Cycle Timing Parameters
ID
Parameter
Symbol
Min. Max. Unit
SD21 DQS – DQ Skew (defines the Data valid window in read cycles related to DQS).
tDQSQ
0.85
ns
SD22 DQS DQ HOLD time from DQS
tQH
2.3
ns
SD23 DQS output access time from SDCLK posedge
tDQSCK
6.7
ns
SDCLK
SDCLK
DQS (input)
DQ (input)
Data
Data
Data
Data
Data
Data
Data
Data
SD23
SD21
SD22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com