| поискавой системы для электроныых деталей |
|
LPC2921 датащи(PDF) 41 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
LPC2921 датащи(HTML) 41 Page - NXP Semiconductors |
|
41 / 83 page ![]() LPC2921_23_25_1 © NXP B.V. 2009. All rights reserved. Preliminary data sheet Rev. 01 — 15 June 2009 41 of 83 NXP Semiconductors LPC2921/2923/2925 ARM9 microcontroller with CAN, LIN, and USB 6.15.1 Clock description The PCRSS is clocked by a number of different clocks. CLK_SYS_PCRSS clocks the AHB side of the AHB to DTL bus bridge and CLK_PCR_SLOW clocks the CGU, RGU and PMU internal logic, see Section 6.7.2. CLK_SYS_PCRSS is derived from BASE_SYS_CLK, which can be switched off in low-power modes. CLK_PCR_SLOW is derived from BASE_PCR_CLK and is always on in order to be able to wake up from low-power modes. Fig 8. Power, Clock, and Reset control SubSystem (PCRSS) block diagram 002aae249 AHB2DTL BRIDGE RESET OUTPUT DELAY LOGIC INPUT DEGLITCH/ SYNC branch clocks grant request wakeup_a AHB_RST SCU_RST WARM_RST COLD_RST PCR_RST RGU_RST POR_RST RST (device pin) reset from watchdog counter EXTERNAL OSCILLATOR PMU REGISTERS CLOCK ENABLE CONTROL CLOCK GATES LOW POWER RING OSCILLATOR CGU0 REGISTERS RGU REGISTERS POR OUT0 OUT1 OUT5 OUT7 OUT9 OUT6 OUT11 OUT0 OUT2 PLL FDIV[6:0] PLL FDIV CGU0 CGU1 PMU RGU AHB master disable: |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |