поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5421 датащи(PDF) 26 Page - Texas Instruments

номер детали TMS320VC5421
подробное описание детали  DIGITAL SIGNAL PROCESSOR
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5421 датащи(HTML) 26 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 22Page - Texas Instruments TMS320VC5421 Datasheet HTML 23Page - Texas Instruments TMS320VC5421 Datasheet HTML 24Page - Texas Instruments TMS320VC5421 Datasheet HTML 25Page - Texas Instruments TMS320VC5421 Datasheet HTML 26Page - Texas Instruments TMS320VC5421 Datasheet HTML 27Page - Texas Instruments TMS320VC5421 Datasheet HTML 28Page - Texas Instruments TMS320VC5421 Datasheet HTML 29Page - Texas Instruments TMS320VC5421 Datasheet HTML 30Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 88 page
background image
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
26
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
HPI nonmultiplexed mode
In
nonmultiplexed mode, a host with separate address/data buses can access the HPI16 data register (HPID)
via the HD 16-bit bidirectional data bus, and the address register (HPIA) via the 18-bit HA address bus. The host
initiates the access with the strobe signals (HDS1, HDS2, HCS) and controls the direction of the access with
the HR/W signal. The HPI16 can stall host accesses via the HRDY signal. Note that the HPIC register is not
available in
nonmultiplexed mode since there are no HCNTL signals available. All host accesses initiate a DMA
read or write access. Figure 7 shows a block diagram of the HPI16 in
nonmultiplexed mode.
HOST
HPI-16
Data[15:0]
HD[15:0]
R/W
HR/W
Data strobes
HDS1, HDS2, HCS
HRDY
Ready
HPID[15:0]
DMA
’54x
CPU
Address[
n:0]
HA[n :0]
Figure 7. Interfacing to the HPI-16 in Non-Multiplexed Mode
other HPI16 system considerations
operation during IDLE
The HPI16 can continue to operate during IDLE1 or IDLE2 by using special clock management logic that turns
on relevant clocks to perform a synchronous memory access, and then turns the clocks back off to save power.
The DSP CPU does not wake up from the IDLE mode during this process.
downloading code during reset
The HPI16 can download code while the DSP is in reset. However, the system provides a pin (HPIRS) that
provides a way to take the HPI16 module out of reset while leaving the DSP in reset. The maximum HPI16 data
rate is 33 MBps assuming no other DMA activity (100-MIPS DSP subsystem).
emulation considerations
The HPI16 can continue operation even when the DSP CPU is halted due to debugger breakpoints or other
emulation events.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com