поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5421 датащи(PDF) 47 Page - Texas Instruments

номер детали TMS320VC5421
подробное описание детали  DIGITAL SIGNAL PROCESSOR
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5421 датащи(HTML) 47 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 43Page - Texas Instruments TMS320VC5421 Datasheet HTML 44Page - Texas Instruments TMS320VC5421 Datasheet HTML 45Page - Texas Instruments TMS320VC5421 Datasheet HTML 46Page - Texas Instruments TMS320VC5421 Datasheet HTML 47Page - Texas Instruments TMS320VC5421 Datasheet HTML 48Page - Texas Instruments TMS320VC5421 Datasheet HTML 49Page - Texas Instruments TMS320VC5421 Datasheet HTML 50Page - Texas Instruments TMS320VC5421 Datasheet HTML 51Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 88 page
background image
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
47
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
interrupts (continued)
The interprocessor interrupt (IPINT) bit of the interrupt mask register (IMR) and the interrupt flag register (IFR)
allows the subsystem to perform interrupt service routines based on the other subsystem activity. Incoming
IPINT interrupts are latched in IFR.14. Generating an interprocessor interrupt is performed by writing a “1” to
the IPIRQ field of the bank-switching control register (BSCR). Subsequent interrupts must first clear the interrupt
by writing “0” to the IPIRQ field. Figure 20 shows the bit layout of the IMR and the IFR. Table 23 describes the
bit functions.
For example, if subsystem A is required to notify subsystem B of a completed task, subsystem A must write a
“1” to the IPIRQ field to generate a IPINT interrupt on subsystem B. On subsystem B, the IPINT interrupt is
latched in IFR.14. Figure 5 shows the bit layout of the BSCR and Table 6 describes the bit functions.
15
14
13
12
11
10
9
8
Reserved
IPINT
DMAC5
DMAC4
XINT1 or
DMAC3
RINT1 or
DMAC2
HPINT
Reserved
R/W
R/W
R/W
R/W
R/W
765
43210
XINT2 or
DMAC1
RINT2 or
DMAC0
XINT0
RINT0
TINT
Reserved
INT1
INT0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
LEGEND: R = Read, W = Write
Figure 20. Bit Layout of the IMR and IFR Registers for Subsystems A and B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com