поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5421 датащи(PDF) 53 Page - Texas Instruments

номер детали TMS320VC5421
подробное описание детали  DIGITAL SIGNAL PROCESSOR
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5421 датащи(HTML) 53 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 49Page - Texas Instruments TMS320VC5421 Datasheet HTML 50Page - Texas Instruments TMS320VC5421 Datasheet HTML 51Page - Texas Instruments TMS320VC5421 Datasheet HTML 52Page - Texas Instruments TMS320VC5421 Datasheet HTML 53Page - Texas Instruments TMS320VC5421 Datasheet HTML 54Page - Texas Instruments TMS320VC5421 Datasheet HTML 55Page - Texas Instruments TMS320VC5421 Datasheet HTML 56Page - Texas Instruments TMS320VC5421 Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 88 page
background image
TMS320VC5421
DIGITAL SIGNAL PROCESSOR
SPRS098 – DECEMBER 1999
53
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
divide-by-two, divide-by-four, and bypass clock option (PLL Disabled)
The frequency of the reference clock provided at the CLKIN pin can be divided by a factor of two or four to
generate the internal machine cycle. The selection of the clock mode is described in the software-programmable
phase-locked loop (PLL) section.
switching characteristics over recommended operating conditions [H = 0.5tc(CO)](see Figure 22,
and the recommended operating conditions table)
PARAMETER
’5421-200
UNIT
PARAMETER
MIN
TYP
MAX
UNIT
tc(CO)
Cycle time, CLKOUT
40
2tc(CI)
ns
tc(CO)
Cycle time, CLKOUT – bypass mode
40
2tc(CI)
ns
td(CIH-CO)
Delay time, CLKIN high to CLKOUT high/low
3
6
10
ns
tf(CO)
Fall time, CLKOUT
2
ns
tr(CO)
Rise time, CLKOUT
2
ns
tw(COL)
Pulse duration, CLKOUT low
H–2
H–1
H
ns
tw(COH)
Pulse duration, CLKOUT high
H–2
H–1
H
ns
† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies
approaching 0 Hz.
timing requirements (see Figure 22)
’5421-200
UNIT
MIN
MAX
UNIT
tc(CI)
Cycle time, CLKIN
20
ns
tf(CI)
Fall time, CLKIN
8
ns
tr(CI)
Rise time, CLKIN
8
ns
tw(CIL)
Pulse duration, CLKIN low
5
ns
tw(CIH) Pulse duration, CLKIN high
5
ns
† This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies
approaching 0 Hz.
tr(CO)
tf(CO)
CLKOUT
CLKIN
tw(COL)
td(CIH-CO)
tf(CI)
tr(CI)
tc(CO)
tc(CI)
tw(COH)
tw(CIH)
tw(CIL)
Figure 22. External Divide-by-Two Clock Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com