TMP93CS44 datasheet(26/224 Pages) TOSHIBA

26 / 224 page

TMP93CS44/S45

2004-02-10

93CS44-24

The operations in the halt state is described in Table 3.3.4.

Table 3.3.4 I/O Operation during HALT Mode

HALT mode

RUN

IDLE2

IDLE1

STOP

WDMOD<HALTM1:0>

CPU

Stop

I/O Port

Keep the state when the “HALT” instruction was executed

. See Table 3.3.7

8-bit timer

16-bit timer

Serial channel

Serial bus interface

AD converter

Watchdog timer

BLOCK

Interrupt controller

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt

release sources are determined by the combinations between the states of interrupt

mask register <IFF2:0> and the HALT modes. The details for releasing the halt status

are shown in Table 3.3.5.

•

Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled

status. When the interrupt request level set before executing the HALT instruction

exceeds the value of the interrupt mask register, the interrupt due to the source is

processed after releasing the HALT mode, and CPU starts executing an instruction

that follows the HALT instruction. When the interrupt request level set before

executing the HALT instruction is less than the value of the interrupt mask

interrupt processing is processed after releasing the HALT mode regardless of the

value of the mask register.)

However only for INT0 interrupts, even if the interrupt request level set before

executing the HALT instruction is less than the value of the interrupt mask

not processed, and CPU starts executing the instruction next to the HALT

instruction, but the interrupt request flag is held at “1”.

Note: Usually, interrupts can release all halts status. However, the interrupts = ( NMI ,

INT0) which can release the HALT mode may not be able to do so if they are

input during the period CPU is shifting to the HALT mode (for about 3 clocks of

fFPH) with IDLE1 or STOP mode (RUN and IDLE2 are not applicable to this

case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely,

halt status can be released without difficultly. The priority of this interrupt is

compare with that of the interrupt kept on hold internally, and the interrupt with

higher priority is handled first followed by the other interrupt.

•

Release by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessary enough resetting

time (3 ms or more) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the

state before the “HALT” instruction is executed. However the other setting

contents are initialized. (Releasing due to interrupts keep the state before the

“HALT” instruction is executed.)

Operate

Stop

TMP93CS44 датащи(PDF) 26 Page - Toshiba Semiconductor

TMP93CS44 датащи(HTML) 26 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL