поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMP93CS44 датащи(PDF) 95 Page - Toshiba Semiconductor

номер детали TMP93CS44
подробное описание детали  CMOS 16-Bit Microcontroller
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS44 датащи(HTML) 95 Page - Toshiba Semiconductor

Back Button TMP93CS44 Datasheet HTML 91Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 92Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 93Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 94Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 95Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 96Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 97Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 98Page - Toshiba Semiconductor TMP93CS44 Datasheet HTML 99Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 224 page
background image
TMP93CS44/S45
2004-02-10
93CS44-93
3. Making timer 1 count up by match signal from timer 0 comparator
(Same function is achieved by using timer 3 and timer 2)
Set the 8-bit timer mode, and set the comparator output of timer 0 as the input
clock to timer 1.
Figure 3.7.11 Timer 1 Count up by Timer 0
(2) 16-bit timer mode
A 16-bit interval timer is configured by using the pair of timer 0 and timer 1 or timer
2 and timer 3.
To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer
0/1 mode register T10MOD<T10M1:0> to 01.
When set in 16-bit timer mode, the overflow output of timer 0 will become the input
clock of timer 1 and 3, regardless of the set value of T10MOD<T1CLK1:0> and
T32MOD<T3CLK1:0>. Table 3.7.1 shows the relation between the cycle of timer
(Interrupt) and the selection of input clock.
The lower 8 bits of the timer (Interrupt) cycle are set by the timer register TREG0 or
TREG2, and the upper 8 bits are set by TREG1 or TREG3. Note that TREG0 and
TREG2 always must be set first. (Writing data into TREG0 and TREG2 disables the
comparator temporarily, and the comparator is restarted by writing data into TREG1
and TREG3.)
Setting example: To generate an interrupt INTT3 every 0.4 seconds at fc
= 20 MHz, set the following values for timer
registers TREG2 and TREG3.
* Clock condition
System clock:
High frequency (fs)
Clock gear:
1 (fc)
Prescaler clock: fFPH
When counting with input clock of
φT16 (6.4 µs at 20 MHz)
0.4 s
÷ 6.4 µs = 62500 = F424H
Therefore, set TREG3
= F4H and TREG2 = 24H, respectively.
2
345
12
3
4
5
12
3
1
1
2
1
Comparator output
(Timer 0 match)
Timer 0 up counter
(when TREG0
= 5)
Timer 1 up counter
(when TREG1
= 2)
Timer 1 match output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com