TMP93CS44 datasheet(35/224 Pages) TOSHIBA

35 / 224 page

TMP93CS44/S45

2004-02-10

93CS44-33

3.4.1

General-purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows. In the cases of software

interrupts or interrupts generated by the CPU because of attempts to execute illegal

instructions, the following steps (1) and (3) are not executed.

(1) The CPU reads the interrupt vector from the interrupt controller. When more than one

interrupt with the same level is generated simultaneously, the interrupt controller

generates interrupt vectors in accordance with the default priority (which is fixed as

follows: The smaller the vector value, the higher the priority), then clears the interrupt

request.

(2) The CPU pushes the program counter and the status register to the system stack area

(Area indicated by the system mode stack pointer (XSP)).

(3) The CPU sets a value in the CPU interrupt mask register <IFF2:0> that is higher by 1

than the value of the accepted interrupt level. However, if the value is 7, 7 is set

without an increment.

(4) The CPU increments the INTNEST (Interrupt nesting counter).

(5) The CPU jumps to address stored at FFFF00H

+ interrupt vector, then starts the

interrupt processing routine.

The following diagram shows all the above processing state number.

Bus Width of Stack

Area

Bus Width of

Interrupt Vector Area

Interrupt Processing State

Number

8 bits

16 bits

8 bits

16 bits

To return to the main routine after completion of the interrupt processing, the RETI

instruction is usually used. Executing this instruction restores the contents of the program

counter and the status registers and decrements INTNEST (Interrupt nesting counter).

Though acceptance of non-maskable interrupts cannot be disabled by program,

acceptance of maskable interrupts can. A priority can be set for each source of maskable

interrupts. The CPU accepts an interrupt request with a priority higher than the value in

the CPU mask register <IFF2:0>. The CPU mask register <IFF2:0> is set to a value higher

by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher

than the interrupt being processed is generated, the CPU accepts the interrupt with the

higher level, causing interrupt processing to nest.

The interrupt request with a priority higher than the accepted now interrupt during the

CPU is processing above (1) to (5) is accepted before the 1’st instruction in the interrupt

processing routine, causing interrupt processing to nest. (This is the same case of over

lapped each non-maskable interrupt (level 7).) The CPU does not accept an interrupt

request of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2:0> to 7; therefore, maskable

interrupts are disabled.

TMP93CS44 датащи(PDF) 35 Page - Toshiba Semiconductor

TMP93CS44 датащи(HTML) 35 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL