TMP93CS44 datasheet(52/224 Pages) TOSHIBA

52 / 224 page

TMP93CS44/S45

2004-02-10

93CS44-50

Table 3.5.2 I/O Registers and Specification (1/2)

I/O Register

Port

Name

Specification

PnCR

PnFC

Input port (Note 1)

Output port (Note 1)

Port 0

P00 to P07

AD0 to AD7 bus

None

Input port (Note 1)

Output port (Note1)

AD8 to AD15 bus (Note 2)

Port 1

P10 to P17

AD8 to AD15 output (Note 2)

Input port (without pull up)

Input port (with pull up)

Output port

A0 to A7 output (Note 1)

Port 2

P20 to P27

A16 to A23 output

Output port (Note 1)

Outputs RD only when accessing external space

P30

Always outputs RD

None

Output port (Note 1)

P31

Outputs WR only when accessing external

space

None

Input port SCK input (without pull up)

Input port SCK input (with pull up)

Output port

HWR

output (<P32M>

= 0)

P32

SCK output (<P32M>

= 1)

Input port

Output port

P33

SDA I/O, SO output

Input port

SI input

Output port

P34

SCL I/O

Input port/INT0 input (Note 3)

Port 3

P35

Output port

None

Input port/TI0/INT

P40

Output port

None

Input port

Output port

P41

TO3 output

Input port/TI4/INT4 input

P42

Output port

Input port/TI5/INT5 input

Port 4

P43

Output port

None

X: Don’t care, n: Port number

Note 1: In the TMP93CS45, these functions are not available.

Note 2: In the TMP93CS45, these functions are fixed depending on the value of the

AM8/ AM16 pin.

Note 3: Using P35 pin as INT0, IIMC register has to be set enable interrupt.

TMP93CS44 датащи(PDF) 52 Page - Toshiba Semiconductor

TMP93CS44 датащи(HTML) 52 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL