| поискавой системы для электроныых деталей |
|
LXT971ABC датащи(PDF) 63 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
LXT971ABC датащи(HTML) 63 Page - Intel Corporation |
|
63 / 90 page ![]() LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet 63 Document #: 249414 Revision #: 002 Rev. Date: August 7, 2002 Figure 30. 100BASE-FX Receive Timing Table 31. 100BASE-FX Receive Timing Parameters Parameter Sym Min Typ1 Max Units2 Test Conditions RXD<3:0>, RX_DV, RX_ER setup to RX_CLK High t1 10 – – ns – RXD<3:0>, RX_DV, RX_ER hold from RX_CLK High t2 10 – – ns – CRS asserted to RXD<3:0>, RX_DV t3 3 – 5 BT – Receive start of “J” to CRS asserted t4 12 – 16 BT – Receive start of “T” to CRS de-asserted t5 16 – 22 BT – Receive start of “J” to COL asserted t6 10 – 15 BT – Receive start of “T” to COL de-asserted t7 14 – 18 BT – 1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing. 2. BT is the duration of one bit as transferred to and from the MAC and is the reciprocal of the bit rate. 100BASE-T bit time = 10-8 s or 10 ns. t4 t5 t3 t6 t7 0ns 250ns CRS RX_DV RXD<3:0> RX_CLK COL t1 t2 TPFI |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |