LXT971ABC datasheet(16/90 Pages) INTEL

16 / 90 page

LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver

Datasheet

Document #: 249414

Revision #: 002

Rev. Date: August 7, 2002

2.0

Signal Descriptions

Note: Intel recommends that all inputs and multi-function pins be tied to the inactive states and all

outputs be left floating, if unused.

Table 2. LXT971A MII Signal Descriptions

PBGA

Pin#

LQFP

Pin#

Symbol

Type1

Signal Description

Data Interface Pins

TXD3

TXD2

TXD1

TXD0

Transmit Data. TXD is a bundle of parallel data signals that are

driven by the MAC. TXD<3:0> transitions synchronously with

respect to the TX_CLK. TXD<0> is the least significant bit.

TX_EN

Transmit Enable. The MAC asserts this signal when it drives valid

data on TXD. This signal must be synchronized to TX_CLK.

TX_CLK

Transmit Clock. TX_CLK is sourced by the PHY in both 10 and

100 Mbps operations.

2.5 MHz for 10 Mbps operation, 25 MHz for 100 Mbps operation.

RXD3

RXD2

RXD1

RXD0

Receive Data. RXD is a bundle of parallel signals that transition

synchronously with respect to the RX_CLK. RXD<0> is the least

significant bit.

RX_DV

Receive Data Valid. The LXT971A asserts this signal when it drives

valid data on RXD. This output is synchronous to RX_CLK.

RX_ER

Receive Error. Signals a receive error condition has occurred.

This output is synchronous to RX_CLK.

TX_ER

Transmit Error. Signals a transmit error condition. This signal must

be synchronized to TX_CLK.

RX_CLK

Receive Clock. 25 MHz for 100 Mbps operation, 2.5 MHz for

10 Mbps operation. Refer to “Clock Requirements” on page 26 in

Section 3.0, “Functional Description”.

COL

Collision Detected. The LXT971A asserts this output when a

collision is detected. This output remains High for the duration of the

collision. This signal is asynchronous and is inactive during full-

duplex operation.

CRS

Carrier Sense. During half-duplex operation (Register bit 0.8 = 0),

the LXT971A asserts this output when either transmitting or

receiving data packets. During full-duplex operation (Register bit 0.8

= 1), CRS is asserted only during receive. CRS assertion is

asynchronous with respect to RX_CLK. CRS is de-asserted on loss

of carrier, synchronous to RX_CLK.

1. Type Column Coding: I = Input, O = Output, A = Analog, OD = Open Drain

LXT971ABC датащи(PDF) 16 Page - Intel Corporation

LXT971ABC датащи(HTML) 16 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

датащи скачать

ссылки URL