| поискавой системы для электроныых деталей |
|
LXT971ABC датащи(PDF) 71 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
LXT971ABC датащи(HTML) 71 Page - Intel Corporation |
|
71 / 90 page ![]() LXT971A 3.3V Dual-Speed Fast Ethernet Transceiver Datasheet 71 Document #: 249414 Revision #: 002 Rev. Date: August 7, 2002 6.0 Register Definitions The LXT971A register set includes multiple 16-bit registers. Table 41 presents a complete register listing. Table 42 is a complete memory map of all registers and Tables 43 through 58 provide individual register definitions. Base registers (0 through 8) are defined in accordance with the “Reconciliation Sublayer and Media Independent Interface” and “Physical Layer Link Signaling for 10/100 Mbps Auto- Negotiation” sections of the IEEE 802.3 standard. Additional registers are defined in accordance with the IEEE 802.3 standard for adding unique chip functions. Table 41. Register Set Address Register Name Bit Assignments 0 Control Register Refer to Table 43 on page 74 1 Status Register #1 Refer to Table 44 on page 75 2 PHY Identification Register 1 Refer to Table 45 on page 76 3 PHY Identification Register 2 Refer to Table 46 on page 76 4 Auto-Negotiation Advertisement Register Refer to Table 47 on page 77 5 Auto-Negotiation Link Partner Base Page Ability Register Refer to Table 48 on page 78 6 Auto-Negotiation Expansion Register Refer to Table 49 on page 79 7 Auto-Negotiation Next Page Transmit Register Refer to Table 50 on page 79 8 Auto-Negotiation Link Partner Received Next Page Register Refer to Table 51 on page 80 9 1000BASE-T/100BASE-T2 Control Register Not Implemented 10 1000BASE-T/100BASE-T2 Status Register Not Implemented 15 Extended Status Register Not Implemented 16 Port Configuration Register Refer to Table 52 on page 81 17 Status Register #2 Refer to Table 53 on page 82 18 Interrupt Enable Register Refer to Table 54 on page 83 19 Interrupt Status Register Refer to Table 55 on page 84 20 LED Configuration Register Refer to Table 56 on page 85 21-25 Reserved – 26 Digital Config Register Refer to Table 57 on page 86 27-29 Reserved – 30 Transmit Control Register Refer to Table 58 on page 87 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |