AD9161BBCZ datasheet(96/144 Pages) AD

96 / 144 page

AD9161/AD9162

Data Sheet

Rev. D | Page 96 of 144

Hex.

Addr. Name

Bits Bit Name

Settings

Description

Reset

Access

[1:0] HYS_CNTRL[9:8]

Controls the amount of

hysteresis in the SYSREF±

receiver. Each of the 10 bits

adds 10 mV of differential

hysteresis to the receiver input.

0x0

R/W

0x089 SYSREF_CTRL1

[7:0] HYS_CNTRL[7:0]

Controls the amount of

hysteresis in the SYSREF±

receiver. Each of the 10 bits

adds 10 mV of differential

hysteresis to the receiver input.

0x0

R/W

0x090 DLL_PD

[7:5] RESERVED

Reserved.

0x0

DLL_FINE_DC_EN

Fine delay line duty cycle

correction enable.

0x1

R/W

DLL_FINE_XC_EN

Fine delay line cross control

enable.

0x1

R/W

DLL_COARSE_DC_EN

Coarse delay line duty cycle

correction enable.

0x1

R/W

DLL_COARSE_XC_EN

Coarse delay line cross control

enable.

0x1

R/W

DLL_CLK_PD

Power down DLL and digital

clock generator.

0x1

R/W

0 Power up DLL controller.

1 Power down DLL controller.

0x091 DLL_CTRL

DLL_TRACK_ERR

Track error behavior.

0x1

R/W

0 Continue on error.

1 Restart on error.

DLL_SEARCH_ERR

Search error behavior.

0x1

R/W

0 Stop on error.

1 Retry on error.

DLL_SLOPE

Desired slope.

0x1

R/W

0 Negative slope.

1 Positive slope.

[4:3] DLL_SEARCH

Search direction.

0x2

R/W

00 Search down from initial point

only.

01 Search up from initial point

only.

10 Search up and down from initial

point.

[2:1] DLL_MODE

Controller mode.

0x0

R/W

00 Search then track.

01 Track only.

10 Search only.

DLL_ENABLE

Controller enable.

0x0

R/W

0 Disable DLL controller: use

static SPI settings.

1 Enable DLL controller: use

controller with feedback loop.

0x092 DLL_STATUS

[7:3] RESERVED

Reserved.

0x0

DLL_FAIL

The DAC clock DLL failed to

lock.

0x0

DLL_LOST

The DAC clock DLL has lost lock. 0x0

R/W

DLL_LOCKED

The DAC clock DLL has

achieved lock.

0x0

0x093 DLL_GB

[7:4] RESERVED

Reserved.

0x0

[3:0] DLL_GUARD

Search guard band.

0x0

R/W

0x094 DLL_COARSE

[7:6] RESERVED

Reserved.

0x0

[5:0] DLL_COARSE

Coarse delay line setpoint.

0x0

R/W

AD9161BBCZ датащи(PDF) 96 Page - Analog Devices

AD9161BBCZ датащи(HTML) 96 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL