поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9161BBCZ датащи(PDF) 57 Page - Analog Devices

номер детали AD9161BBCZ
подробное описание детали  11-Bit/16-Bit, 12 GSPS, RF Digital-to-Analog Converters
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9161BBCZ датащи(HTML) 57 Page - Analog Devices

Back Button AD9161BBCZ Datasheet HTML 53Page - Analog Devices AD9161BBCZ Datasheet HTML 54Page - Analog Devices AD9161BBCZ Datasheet HTML 55Page - Analog Devices AD9161BBCZ Datasheet HTML 56Page - Analog Devices AD9161BBCZ Datasheet HTML 57Page - Analog Devices AD9161BBCZ Datasheet HTML 58Page - Analog Devices AD9161BBCZ Datasheet HTML 59Page - Analog Devices AD9161BBCZ Datasheet HTML 60Page - Analog Devices AD9161BBCZ Datasheet HTML 61Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 144 page
background image
Data Sheet
AD9161/AD9162
Rev. D | Page 57 of 57
The example shown in Figure 159 is demonstrated in the
following steps. Note that this example is in Subclass 1 to
achieve deterministic latency, which has a PCLK Factor
(FrameRate ÷ PCLK Rate) of 2 and uses K = 16; therefore
PCLKsPerMF = 8. This example is a hypothetical example used
to illustrate the procedure, because K is always 32 on the
AD9161/AD9162.
1.
Calculate the minimum of all delay measurements across
all power cycles, links, and devices as follows:
MinDelay = min(all Delay values) = 4
2.
Calculate the maximum of all delay measurements across
all power cycles, links, and devices as follows:
MaxDelay = max(all Delay values) = 9
3.
Calculate the total delay variation (with guard band) across
all power cycles, links, and devices as follows:
LMFCVar = (MaxDelay + 1) − (MinDelay − 1)
= (9 + 1) − (4 − 1) = 10 − 3 = 7 PCLK cycles
4.
Calculate the minimum delay in PCLK cycles (with guard
band) across all power cycles, links, and devices as follows:
LMFCDel
= ((MinDelay − 1) × PCLK Factor) % K
= ((4 − 1)) % 16 = (3) % 16
= 3 % 16 = 3 PCLK cycles
5.
Write LMFCDel to Register 0x304 for all devices in the
system. Write LMFCVar to Register 0x306 for all devices in
the system.
ILAS
DATA
SYSREF±
ALIGNED DATA
LMFCRX
DYN_LINK_LATENCY
Figure 158. DYN_LINK_LATENCY_x Illustration
01
2345
6701
2345
67
DYN_LINK_LATENCY_CNT
ALIGNED DATA (LINK A)
DETERMINISTICALLY
DELAYED DATA
LMFCRX
ALIGNED DATA (LINK B)
ALIGNED DATA (LINK C)
FRAME CLOCK
LMFC
PCLK
DATA
ILAS
DATA
ILAS
DATA
ILAS
DATA
ILAS
LMFC_DELAY = 6
(FRAME CLOCK CYCLES)
LMFC_VAR = 7
(PCLK CYCLES)
Figure 159. Multilink Synchronization Settings, Derived Method Example



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com