PC8374L datasheet(47/239 Pages) NSC

47 / 239 page

3.0 Device Architecture and Configuration (Continued)

Revision 1.1

www.national.com

The memory mapping of Logical Devices control and configuration registers (I/O indexes 30h-FFh) are enabled by MEM-

MAP register (see Section 3.7.1 on page 52). When enabled for memory access, these registers are grouped to 32 byte

banks, one for each Logical Device as shown on Figure 8. Table 21 provides the conversion between I/O offsets and mem-

ory offsets of these registers for Logical Device number N. The offsets specified in the table should be added to

MEM_BASE+7C00h+N*20h to get the memory physical address

Table 21. Memory Physical Addresses of Logical Device Conﬁguration Registers

I/O Index

Memory Offset

Logical Device Control (Activate)

30h

00h

Memory Base Descriptor

50h

01h

I/O Base Address Descriptor 0 Bits 15-8

60h

03h

I/O Base Address Descriptor 0 Bits 7-0

61h

04h

I/O Base Address Descriptor 1 Bits 15-8

62h

05h

I/O Base Address Descriptor 1 Bits 7-0

63h

06h

I/O Base Address Descriptor 2 Bits 15-8

64h

07h

I/O Base Address Descriptor 2 Bits 7-0

65h

08h

I/O Base Address Descriptor 3 Bits 15-8

66h

09h

I/O Base Address Descriptor 3 Bits 7-0

67h

0Ah

Interrupt Number and Wake-Up on IRQ Enable

70h

0Bh

IRQ Type Select

71h

0Ch

DMA Channel Select 0

74h

0Dh

DMA Channel Select 1

75h

0Eh

Device Speciﬁc Logical Device Conﬁguration

F0h - FFh

10h to 1Fh

Winbond Electronics Corp. Advanced PC Product Center

PC8374L датащи(PDF) 47 Page - National Semiconductor (TI)

PC8374L датащи(HTML) 47 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL