поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX7SCEC датащи(PDF) 92 Page - NXP Semiconductors

номер детали IMX7SCEC
подробное описание детали  i.MX 7Solo Family
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7SCEC датащи(HTML) 92 Page - NXP Semiconductors

Back Button IMX7SCEC Datasheet HTML 88Page - NXP Semiconductors IMX7SCEC Datasheet HTML 89Page - NXP Semiconductors IMX7SCEC Datasheet HTML 90Page - NXP Semiconductors IMX7SCEC Datasheet HTML 91Page - NXP Semiconductors IMX7SCEC Datasheet HTML 92Page - NXP Semiconductors IMX7SCEC Datasheet HTML 93Page - NXP Semiconductors IMX7SCEC Datasheet HTML 94Page - NXP Semiconductors IMX7SCEC Datasheet HTML 95Page - NXP Semiconductors IMX7SCEC Datasheet HTML 96Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 152 page
background image
Electrical characteristics
i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017
NXP Semiconductors
92
4.10.7.2
Ungated clock mode timing
Figure 63 shows the ungated clock mode timings of CSI, and Table 68 describes the timing parameters
(P1–P6) that are shown in the figure. In ungated mode the CSI_VSYNC and CSI_PIXCLK signals are
used, and the CSI_HSYNC signal is ignored.
Figure 63. CSI Ungated Clock Mode—Sensor Data at Falling Edge, Latch Data at Rising Edge
The CSI enables the chip to connect directly to external CMOS image sensors, which are classified as
dumb or smart as follows:
Dumb sensors only support traditional sensor timing (vertical sync (VSYNC) and horizontal sync
(HSYNC)) and output-only Bayer and statistics data.
Smart sensors support CCIR656 video decoder formats and perform additional processing of the
image (for example, image compression, image pre-filtering, and various data output formats).
P4
CSI DATA hold time
tDh
1
ns
P5
CSI pixel clock high time
tCLKh
3.75
ns
P6
CSI pixel clock low time
tCLKl
3.75
ns
P7
CSI pixel clock frequency
fCLK
148.5
MHz
Table 68. CSI Ungated Clock Mode Timing Parameters
ID
Parameter
Symbol
Min.
Max.
Units
P1
CSI_VSYNC to pixel clock time
tVSYNC
33.5
ns
P2
CSI DATA setup time
tDsu
1
ns
P3
CSI DATA hold time
tDh
1
ns
P4
CSI pixel clock high time
tCLKh
3.75
ns
P5
CSI pixel clock low time
tCLKl
3.75
ns
P6
CSI pixel clock frequency
fCLK
148.5
MHz
Table 67. CSI Gated Clock Mode Timing Parameters(continued)
ID
Parameter
Symbol
Min.
Max.
Units
CSI_PIXCLK
CSI_VSYNC
CSI_DATA[15:00]
P4
P1
P2
P3
P5
P6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com