поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX7SCEC датащи(PDF) 87 Page - NXP Semiconductors

номер детали IMX7SCEC
подробное описание детали  i.MX 7Solo Family
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7SCEC датащи(HTML) 87 Page - NXP Semiconductors

Back Button IMX7SCEC Datasheet HTML 83Page - NXP Semiconductors IMX7SCEC Datasheet HTML 84Page - NXP Semiconductors IMX7SCEC Datasheet HTML 85Page - NXP Semiconductors IMX7SCEC Datasheet HTML 86Page - NXP Semiconductors IMX7SCEC Datasheet HTML 87Page - NXP Semiconductors IMX7SCEC Datasheet HTML 88Page - NXP Semiconductors IMX7SCEC Datasheet HTML 89Page - NXP Semiconductors IMX7SCEC Datasheet HTML 90Page - NXP Semiconductors IMX7SCEC Datasheet HTML 91Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 152 page
background image
Electrical characteristics
i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017
NXP Semiconductors
87
4.10.3.3
Signal switching specifications
The following timing specifications meet the requirements for RGMII interfaces for a range of transceiver
devices.
Table 63. RMII signal timing
ID
Characteristic
Min.
Max.
Unit
M16
ENET_CLK pulse width high
35%
65%
ENET_CLK period
M17
ENET_CLK pulse width low
35%
65%
ENET_CLK period
M18
ENET_CLK to ENET0_TXD[1:0], ENET_TX_DATA invalid
4
ns
M19
ENET_CLK to ENET0_TXD[1:0], ENET_TX_DATA valid
15
ns
M20
ENET_RX_DATAD[1:0], ENET_RX_EN(ENET_RX_EN), ENET_RX_ER to
ENET_CLK setup
4—
ns
M21
ENET_CLK to ENET_RX_DATAD[1:0], ENET_RX_EN, ENET_RX_ER
hold
2—
ns
Table 64. RGMII signal switching specifications1
1 The timings assume the following configuration:
DDR_SEL = (11)b
DSE (drive-strength) = (111)b
Symbol
Description
Min.
Max.
Unit
Tcyc
2
2 For 10 Mbps and 100 Mbps, T
cyc will scale to 400 ns ±40 ns and 40 ns ±4 ns respectively.
Clock cycle duration
7.2
8.8
ns
TskewT
3
3 For all versions of RGMII prior to 2.0; This implies that PC board design will require clocks to be routed such that an additional
trace delay of greater than 1.5 ns and less than 2.0 ns will be added to the associated clock signal. For 10/100, the Max value
is unspecified.
Data to clock output skew at transmitter
-500
500
ps
TskewR
3
Data to clock input skew at receiver
1
2.6
ns
Duty_G4
4 Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domain as long
as minimum duty cycle is not violated and stretching occurs for no more than three Tcyc of the lowest speed transitioned
between.
Duty cycle for Gigabit
45
55
%
Duty_T4
Duty cycle for 10/100T
40
60
%
Tr/Tf
Rise/fall time (20–80%)
0.75
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com