поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX7SCEC датащи(PDF) 18 Page - NXP Semiconductors

номер детали IMX7SCEC
подробное описание детали  i.MX 7Solo Family
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX7SCEC датащи(HTML) 18 Page - NXP Semiconductors

Back Button IMX7SCEC Datasheet HTML 14Page - NXP Semiconductors IMX7SCEC Datasheet HTML 15Page - NXP Semiconductors IMX7SCEC Datasheet HTML 16Page - NXP Semiconductors IMX7SCEC Datasheet HTML 17Page - NXP Semiconductors IMX7SCEC Datasheet HTML 18Page - NXP Semiconductors IMX7SCEC Datasheet HTML 19Page - NXP Semiconductors IMX7SCEC Datasheet HTML 20Page - NXP Semiconductors IMX7SCEC Datasheet HTML 21Page - NXP Semiconductors IMX7SCEC Datasheet HTML 22Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 152 page
background image
Modules list
i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017
NXP Semiconductors
18
3.2
Recommended connections for unused analog interfaces
Table 5 shows the recommended connections for unused analog interfaces.
USB_OTG1_CHD_B
An external pullup resistor with value in range from 10 k
Ω to 100 kΩ should be connected
between open-drain output USB_OTG1_CHD_B and supply VDD_USB_OTG1_3P3_IN for 3.3 V
signaling. Optionally, a similarly valued pullup resistor could be connected instead between
USB_OTG1_CHD_B and an unrelated supply up to 1.8 V, but in that case the output is only valid
when both that supply and VDD_USB_OTG1_3P3_IN are powered.
TEMPSENSOR_REXT
External 100 K
Ω (1% precision) resistor connection pin
Table 4. JTAG controller interface summary
JTAG
I/O Type
On-chip Termination
JTAG_TCK
Input
47 k
Ω pull-up
JTAG_TMS
Input
47 k
Ω pull-up
JTAG_TDI
Input
47 k
Ω pull-up
JTAG_TDO
3-state output
100 k
Ω pull-up
JTAG_TRSTB
Input
47 k
Ω pull-up
JTAG_MOD
Input
100 k
Ω pull-up
Table 5. Recommended connections for unused analog interfaces
Module
Package Net Name
Recommendation
if Unused
ADC
VDDA_ADC2_1P8, VDDA_ADC2_1P8, VDDA_ADC1_1P8,
VDDA_ADC1_1P8
1.8 V
ADC2_IN3, ADC2_IN2, ADC2_IN1, ADC2_IN0, ADC1_IN0,
ADC1_IN1, ADC1_IN2, ADC1_IN3
Tie to ground
LDO
VDD_1P2_CAP
Floating if USB_HSIC is not used
MIPI
VDD_MIPI_1P0, VDDA_MIPI_1P8
Floating or tie to ground
MIPI_DSI_D0_N, MIPI_DSI_D0_P, MIPI_VREG_0P4V,
MIPI_DSI_CLK_N, MIPI_DSI_CLK_P, MIPI_DSI_D1_N,
MIPI_DSI_D1_P, MIPI_CSI_D0_N, MIPI_CSI_D0_P,
MIPI_CSI_CLK_N, MIPI_CSI_CLK_P, MIPI_CSI_D1_N,
MIPI_CSI_D1_P
No connect
PCIe
PCIE_REFCLKIN_N, PCIE_REFCLKIN_P,
PCIE_REFCLKOUT_N, PCIE_REFCLKOUT_P,
PCIE_RX_N, PCIE_RX_P, PCIE_TX_N, PCIE_TX_P
Floating
PCIE_VP,PCIE_VP_RX,PCIE_VP_TX,
PCIE_VPH,PCIE_VPH_RX,PCIE_VPH_TX, PCIE_REXT
Tie to ground
Table 3. Special signal considerations(continued)
Signal Name
Remarks



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com