поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LAN9220 датащи(PDF) 103 Page - Microchip Technology

номер детали LAN9220
подробное описание детали  16-bit Non-PCI Small Form Factor 10/100 Ethernet Controller with Variable Voltage I/O & HP Auto-MDIX Support
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9220 датащи(HTML) 103 Page - Microchip Technology

Back Button LAN9220 Datasheet HTML 99Page - Microchip Technology LAN9220 Datasheet HTML 100Page - Microchip Technology LAN9220 Datasheet HTML 101Page - Microchip Technology LAN9220 Datasheet HTML 102Page - Microchip Technology LAN9220 Datasheet HTML 103Page - Microchip Technology LAN9220 Datasheet HTML 104Page - Microchip Technology LAN9220 Datasheet HTML 105Page - Microchip Technology LAN9220 Datasheet HTML 106Page - Microchip Technology LAN9220 Datasheet HTML 107Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 142 page
background image
 2006-2017 Microchip Technology Inc.
DS00002417A-page 103
LAN9220
5.4.13
COE_CR—CHECKSUM OFFLOAD ENGINE CONTROL REGISTER
This register controls the transmit and receive checksum offload engines.
Offset:
D
Attribute:
R/W
Default Value:
00000000h
Size:
32 bits
Bits
Description
31-17
Reserved
16
TX Checksum Offload Engine Enable (TXCOE_EN). This bit enables/disables the Transmit COE.
This bit may only be changed if the TX data path is disabled.
0: The TXCOE is bypassed
1: The TXCOE is enabled
15-2
Reserved
1
RX Checksum Offload Engine Mode (RXCOE_MODE) This register indicates whether the RXCOE
will check for VLAN tags or a SNAP header prior to beginning its checksum calculation. In its default
mode, the calculation will always begin 14 bytes into the frame.
The RXCOE_MODE may only be changed if the ESS RX path is disabled.
0: Begin checksum calculation after first 14 bytes of Ethernet Frame
1: Begin checksum calculation at start of L3 packet by adjusting for VLAN tags and/or SNAP header.
0
RX Checksum Offload Engine Enable (RXCOE_EN). This bit enables/disables the Receive COE.
This bit may only be changed if the RX data path is disabled.
0: The RXCOE is bypassed
1: The RXCOE is enabled
Note:
When the RXCOE is enabled, automatic pad stripping must be disabled (bit 8 (PADSTR) of
the MAC_CR—MAC Control Register) and vice versa. These functions cannot be enabled
simultaneously.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com