поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LAN9220 датащи(PDF) 75 Page - Microchip Technology

номер детали LAN9220
подробное описание детали  16-bit Non-PCI Small Form Factor 10/100 Ethernet Controller with Variable Voltage I/O & HP Auto-MDIX Support
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9220 датащи(HTML) 75 Page - Microchip Technology

Back Button LAN9220 Datasheet HTML 71Page - Microchip Technology LAN9220 Datasheet HTML 72Page - Microchip Technology LAN9220 Datasheet HTML 73Page - Microchip Technology LAN9220 Datasheet HTML 74Page - Microchip Technology LAN9220 Datasheet HTML 75Page - Microchip Technology LAN9220 Datasheet HTML 76Page - Microchip Technology LAN9220 Datasheet HTML 77Page - Microchip Technology LAN9220 Datasheet HTML 78Page - Microchip Technology LAN9220 Datasheet HTML 79Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 142 page
background image
 2006-2017 Microchip Technology Inc.
DS00002417A-page 75
LAN9220
5.3.8
TX_CFG—TRANSMIT CONFIGURATION REGISTER
This register controls the transmit functions on the LAN9220 Ethernet Controller.
Offset:
70h
Size:
32 bits
Bits
Description
Type
Default
31-16
Reserved.
RO
-
15
Force TX Status Discard (TXS_DUMP). This self-clearing bit clears the TX
status FIFO of all pending status DWORD’s. When a ‘1’ is written, the TX
status pointers are cleared to zero.
SC
0
14
Force TX Data Discard (TXD_DUMP). This self-clearing bit clears the TX
data FIFO of all pending data. When a ‘1’ is written, the TX data pointers
are cleared to zero.
SC
0
13-3
Reserved
RO
-
2
TX Status Allow Overrun (TXSAO). When this bit is cleared, data
transmission is suspended if the TX Status FIFO becomes full. Setting this
bit high allows the transmitter to continue operation with a full TX Status
FIFO.
Note:
This bit does not affect the operation of the TX Status FIFO Full
interrupt.
R/W
0
1
Transmitter Enable (TX_ON). When this bit is set (1), the transmitter is
enabled. Any data in the TX FIFO will be sent. This bit is cleared
automatically when STOP_TX is set and the transmitter is halted.
R/W
0
0
Stop Transmitter (STOP_TX). When this bit is set (1), the transmitter will
finish the current frame, and will then stop transmitting. When the transmitter
has stopped this bit will clear. All writes to this bit are ignored while this bit
is high.
SC
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com