AT89LP51RB2 datasheet(4/254 Pages) ATMEL

4 / 254 page

3722A–MICRO–10/11

AT89LP51RB2/RC2/IC2 Preliminary

1.5

Pin Description

Table 1-1.

Atmel AT89LP51RB2/RC2/IC2 Pin Description

Pin Number

Symbol

Type

Description

VQFP

VQFN

PLCC

(1)

PDIP

176

P1.5

I/O

P1.5: User-configurable I/O Port 1 bit 5.

MISO: SPI master-in/slave-out. When configured as master, this pin is an input. When

configured asslave, this pin is an output.

MOSI: SPI master-out/slave-in (Remap mode). When configured as master, this pin is an output.

When configured as slave, this pin is an input. During In-System Programming, this pin is an

input.

CEX2: Capture/Compare external I/O for PCA module 2.

7P1.6

I/O

P1.6: User-configurable I/O Port 1 bit 6.

SCK: SPI Clock. When configured as master, this pin is an output. When configured as slave,

this pin is an input.

MISO: SPI master-in/slave-out (Remap mode). When configured as master, this pin is an input.

When configured asslave, this pin is an output. During In-System Programming, this pin is an

output.

CEX3: Capture/Compare external I/O for PCA module 3.

P1.7

I/O

P1.7: User-configurable I/O Port 1 bit 7.

MOSI: SPI master-out/slave-in. When configured as master, this pin is an output. When

configured as slave, this pin is an input.

SCK: SPI Clock (Remap mode). When configured as master, this pin is an output. When

configured as slave, this pin is an input. During In-System Programming, this pin is an input.

CEX4: Capture/Compare external I/O for PCA module 4.

4109

RST

I/O

RST: External Reset input (Reset polarity depends on POL pin. See “External Reset” on page

53.). The RST pin can output a pulse when the internal Watchdog reset or POR is active.

DCL: Serial Debug Clock input for On-Chip Debug Interface when OCD is enabled.

511

P3.0

I/O

P3.0: User-configurable I/O Port 3 bit 0.

RXD: Serial Port Receiver Input.

612

P4.1

I/O

P4.1: User-configurable I/O Port 4bit 1.

SDA: TWI bidirectional Serial Data line.

713

P3.1

I/O

P3.1: User-configurable I/O Port 3 bit 1.

TXD: Serial Port Transmitter Output.

P3.2

I/O

P3.2: User-configurable I/O Port 3 bit 2.

INT0: External Interrupt 0 Input or Timer 0 Gate Input.

915

P3.3

I/O

P3.3: User-configurable I/O Port 3 bit 3.

INT1: External Interrupt 1 Input or Timer 1 Gate Input

P3.4

I/O

P3.4: User-configurable I/O Port 3 bit 4.

T1: Timer/Counter 0 External input or output.

P3.5

I/O

P3.5: User-configurable I/O Port 3 bit 5.

T1: Timer/Counter 1 External input or output.

P3.6

I/O

P3.6: User-configurable I/O Port 3 bit 6.

WR: External memory interface Write Strobe (active-low).

P3.7

I/O

P3.7: User-configurable I/O Port 3 bit 7.

RD: External memory interface Read Strobe (active-low).

P4.7

I/O

P4.7: User-configurable I/O Port 4 bit 7.

XTAL2A: Output from inverting oscillator amplifier A. It may be used as a port pin if the internal

RC oscillator or external clock is selected as the clock source A.

P4.6

I/O

P4.6: User-configurable I/O Port 4 bit 6.

XTAL1A: Input to the inverting oscillator amplifier A and internal clock generation circuits. It may

be used as a port pin if the internal RC oscillator is selected as the clock source A.

AT89LP51RB2 датащи(PDF) 4 Page - ATMEL Corporation

AT89LP51RB2 датащи(HTML) 4 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL