910GL datasheet(185/426 Pages) INTEL

185 / 426 page

Integrated Graphics Device Registers (D2:F0)

(Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only)

Datasheet

185

9.1.17

CAPPOINT—Capabilities Pointer (D2:F0)

PCI Device:

Address Offset:

34h

Default Value:

D0h

Access:

Size:

8 bits

Bit

Access &

Default

Description

7:0

D0h

Capabilities Pointer Value: This field contains an offset into the function’s PCI

configuration space for the first item in the New Capabilities Linked List; the

Power Management Capabilities ID registers at address D0h.

9.1.18

INTRLINE—Interrupt Line (D2:F0)

PCI Device:

Address Offset:

3Ch

Default Value:

00h

Access:

R/W

Size:

8 bits

Bit

Access &

Default

Description

7:0

R/W

00h

Interrupt Connection: This field is used to communicate interrupt line routing

information. POST software writes the routing information into this register as it

initializes and configures the system. The value in this register indicates which

input of the system interrupt controller that the device’s interrupt pin is connected

to.

9.1.19

INTRPIN—Interrupt Pin (D2:F0)

PCI Device:

Address Offset:

3Dh

Default Value:

01h

Access:

Size:

8 bits

Bit

Access &

Default

Description

7:0

01h

Interrupt Pin: As a device that only has interrupts associated with a single

function, the IGD specifies INTA# as its interrupt pin.

01h = INTA#.

910GL датащи(PDF) 185 Page - Intel Corporation

910GL датащи(HTML) 185 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL