910GL datasheet(183/426 Pages) INTEL

183 / 426 page

Integrated Graphics Device Registers (D2:F0)

(Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only)

Datasheet

183

9.1.13

GTTADR—Graphics Translation Table Range Address

(D2:F0)

PCI Device:

Address Offset:

1Ch

Default Value:

00000000h

Access:

RO, R/W

Size:

32 bits

This register requests allocation for Graphics Translation Table Range. The allocation is for

256 KB and the base address is defined by bits [31:18].

Bit

Access &

Default

Description

31:18

R/W

0000h

Memory Base Address: Set by the OS, these bits correspond to address

signals [31:18].

17:4

0000h

Address Mask: Hardwired to 0s to indicate 256-KB address range.

Prefetchable Memory: Hardwired to 0 to prevent prefetching.

2:1

00b

Memory Type: Hardwired to 0s to indicate 32-bit address.

Memory/IO Space: Hardwired to 0 to indicate memory space.

9.1.14

SVID2—Subsystem Vendor Identification (D2:F0)

PCI Device:

Address Offset:

2Ch

Default Value:

0000h

Access:

R/WO

Size:

16 bits

Bit

Access &

Default

Description

15:0

R/WO

0000h

Subsystem Vendor ID. This value is used to identify the vendor of the

subsystem. This register should be programmed by BIOS during boot-up. Once

written, this register becomes Read-Only. This register can only be cleared by a

Reset.

910GL датащи(PDF) 183 Page - Intel Corporation

910GL датащи(HTML) 183 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL