910GL datasheet(78/426 Pages) INTEL

78 / 426 page

Host Bridge/DRAM Controller Registers (D0:F0)

Datasheet

4.1.16

GGC—GMCH Graphics Control Register (D0:F0)

(82915G/82915GV/82915GL/82910GL GMCH only)

PCI Device:

Address Offset:

52h

Default Value:

0030h

Access:

R/W/L

Size:

16 bits

Bit

Access &

Default

Descriptions

15:7

Reserved

6:4

R/W/L

011b

Graphics Mode Select (GMS): This field is used to select the amount of main

memory that is pre-allocated to support the Internal Graphics device in VGA

(non-linear) and Native (linear) modes. The BIOS ensures that memory is pre-

allocated only when Internal graphics is enabled. Device 2 (IGD) does not claim

VGA cycles (memory and I/O), and the Sub-Class Code field within Device 2,

Function 0 Class Code register is 80h.

000 = No memory pre-allocated

001 = DVMT (UMA) mode, 1 MB of memory pre-allocated for frame buffer.

010 = Reserved.

011 = DVMT (UMA) mode, 8 MB of memory pre-allocated for frame buffer.

100–111 = Reserved.

NOTES:

1. This register is locked and becomes Read Only when the D_LCK bit in the

SMRAM register is set.

2. If IGD is disabled, this field should be set to 000.

3:2

Reserved

R/W

IGD VGA Disable (IVD):

0 = Enable. Device 2 (IGD) claims VGA memory and I/O cycles, the Sub-Class

Code within Device 2 Class Code register is 00h.

1 = Disable. Device 2 (IGD) does not claim VGA cycles (Memory and I/O), and

the Sub-Class Code field within Device 2, Function 0 Class Code register is

80h.

Reserved

910GL датащи(PDF) 78 Page - Intel Corporation

910GL датащи(HTML) 78 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL