910GL datasheet(43/426 Pages) INTEL

43 / 426 page

Signal Description

Datasheet

2.7

Clocks, Reset, and Miscellaneous

Signal Name

Type

Description

HCLKP

HCLKN

CMOS

Differential Host Clock In: These pins receive a differential host clock

from the external clock synthesizer. This clock is used by all of the

(G)MCH logic that is in the Host clock domain.

GCLKP

GCLKN

CMOS

Differential PCI Express Graphics Clock In: These pins receive a

differential 100 MHz serial reference clock from the external clock

synthesizer. This clock is used to generate the clocks necessary for the

support of PCI Express.

DREFCLKN

DREFCLKP

CMOS

Display PLL Differential Clock In

RSTIN#

HVIN

Reset In: When asserted, this signal will asynchronously reset the

(G)MCH logic. This signal is connected to the PLTRST# output of the

Intel

® ICH6. All PCI Express Graphics Attach output signals will also tri-

state compatible with PCI Express* Specification Rev 1.0a.

This input should have a Schmitt trigger to avoid spurious resets.

This signal is required to be 3.3 V tolerant.

PWROK

HVIN

Power OK: When asserted, PWROK is an indication to the (G)MCH that

core power has been stable for at least 10 us.

EXTTS#

HVCMOS

External Thermal Sensor Input: This signal may connect to a precision

thermal sensor located on or near the DIMMs. If the system temperature

reaches a dangerously high value, then this signal can be used to trigger

the start of system thermal management. This signal is activated when

an increase in temperature causes a voltage to cross some threshold in

the sensor.

MTYPE

CMOS

Memory Type Select Strap. This signal is a strapping option that

indicates the type of system memory. For the 82910GL GMCH, this

signal must be tied to ground.

0 = DDR2

1 = DDR

ICH_SYNC#

HVCMOS

ICH Sync: This signal is connected to the MCH_SYNCH# signal on the

ICH6.

2.8

Direct Media Interface (DMI)

Signal Name

Type

Description

DMI_RXP[3:0]

DMI_RXN[3:0]

I/O

DMI

Direct Media Interface: These signals are the receive differential

pair (Rx).

DMI_TXP[3:0]

DMI_TXN[3:0]

DMI

Direct Media Interface: These signals are the transmit differential

pair (Tx).

910GL датащи(PDF) 43 Page - Intel Corporation

910GL датащи(HTML) 43 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL