поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

910GL датащи(PDF) 142 Page - Intel Corporation

номер детали 910GL
подробное описание детали  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

910GL датащи(HTML) 142 Page - Intel Corporation

Back Button 910GL Datasheet HTML 138Page - Intel Corporation 910GL Datasheet HTML 139Page - Intel Corporation 910GL Datasheet HTML 140Page - Intel Corporation 910GL Datasheet HTML 141Page - Intel Corporation 910GL Datasheet HTML 142Page - Intel Corporation 910GL Datasheet HTML 143Page - Intel Corporation 910GL Datasheet HTML 144Page - Intel Corporation 910GL Datasheet HTML 145Page - Intel Corporation 910GL Datasheet HTML 146Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 426 page
background image
Host-PCI Express* Bridge Registers (D1:F0)
(Intel® 82915G/82915P/82915PL Only)
R
142
Datasheet
8.1.22
BCTRL1—Bridge Control (D1:F0)
PCI Device:
1
Address Offset:
3Eh
Default Value:
0000h
Access:
RO, R/W
Size:
16 bits
This register provides extensions to the PCICMD1 register that are specific to PCI-PCI bridges.
The BCTRL provides additional control for the secondary interface (i.e., PCI Express) as well as
some bits that affect the overall behavior of the “virtual” Host-PCI Express bridge embedded
within (G)MCH (e.g., VGA compatible address ranges mapping).
Bit
Access &
Default
Description
15:12
Reserved
11
RO
0b
Discard Timer SERR Enable: Hardwired to 0.
10
RO
0b
Discard Timer Status: Hardwired to 0.
9
RO
0b
Secondary Discard Timer: Hardwired to 0.
8
RO
0b
Primary Discard Timer: Hardwired to 0.
7
RO
0b
Fast Back-to-Back Enable (FB2BEN): Hardwired to 0.
6
R/W
0b
Secondary Bus Reset (SRESET): Setting this bit triggers a hot reset on the
corresponding PCI Express* Port.
5
RO
0b
Master Abort Mode (MAMODE): When acting as a master, unclaimed reads
that experience a master abort returns all 1s and any writes that experience a
master abort completes normally and the data is thrown away. Hardwired to 0.
4
R/W
0b
VGA 16-bit Decode: This bit enables the PCI-to-PCI bridge to provide 16-bit
decoding of VGA I/O address precluding the decoding of alias addresses every 1
KB. This bit only has meaning if bit 3 (VGA Enable) of this register is also set to
1, enabling VGA I/O decoding and forwarding by the bridge.
0 = Execute 10-bit address decodes on VGA I/O accesses.
1 = Execute 16-bit address decodes on VGA I/O accesses.
3
R/W
0b
VGA Enable (VGAEN): This bit controls the routing of processor-initiated
transactions targeting VGA compatible I/O and memory address ranges. See the
VGAEN/MDAP table in Device 0, offset 97h[0].



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com