поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

910GL датащи(PDF) 140 Page - Intel Corporation

номер детали 910GL
подробное описание детали  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

910GL датащи(HTML) 140 Page - Intel Corporation

Back Button 910GL Datasheet HTML 136Page - Intel Corporation 910GL Datasheet HTML 137Page - Intel Corporation 910GL Datasheet HTML 138Page - Intel Corporation 910GL Datasheet HTML 139Page - Intel Corporation 910GL Datasheet HTML 140Page - Intel Corporation 910GL Datasheet HTML 141Page - Intel Corporation 910GL Datasheet HTML 142Page - Intel Corporation 910GL Datasheet HTML 143Page - Intel Corporation 910GL Datasheet HTML 144Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 140 / 426 page
background image
Host-PCI Express* Bridge Registers (D1:F0)
(Intel® 82915G/82915P/82915PL Only)
R
140
Datasheet
8.1.18
PMLIMIT1—Prefetchable Memory Limit Address (D1:F0)
PCI Device:
1
Address Offset:
26h
Default Value:
0000h
Access:
RO, R/W
Size:
16 bits
This register, in conjunction with the corresponding Upper Limit Address register, controls the
processor-to-PCI Express Graphics prefetchable memory access routing based on the following
formula:
PREFETCHABLE_MEMORY_BASE
≤ address ≤ PREFETCHABLE_MEMORY_LIMIT
The upper 12 bits of this register are read/write and correspond to address bits A[31:20] of the 40-
bit address. The lower 8 bits of the Upper Limit Address register are read/write and correspond to
address bits A[39:32] of the 40-bit address. The configuration software must initialize this
register. For the purpose of address decode, address bits A[19:0] are assumed to be FFFFFh.
Thus, the top of the defined memory address range will be at the top of a 1-MB aligned memory
block. Note that prefetchable memory range is supported to allow segregation by the
configuration software between the memory ranges that must be defined as UC and the ones that
can be designated as a USWC (i.e., prefetchable) from the processor perspective.
Bit
Access &
Default
Description
15:4
R/W
000h
Prefetchable Memory Address Limit (PMLIMIT): This field corresponds to
A[31:20] of the upper limit of the address range passed to PCI Express*.
3:0
RO
0h
64-bit Address Support: This field indicates the bridge supports only 32 bit
addresses.
8.1.19
CAPPTR1—Capabilities Pointer (D1:F0)
PCI Device:
1
Address Offset:
34h
Default Value:
88h
Access:
RO
Size:
8 bits
The capabilities pointer provides the address offset to the location of the first entry in this
device’s linked list of capabilities.
Bit
Access &
Default
Description
7:0
RO
88h
First Capability (CAPPTR1): The first capability in the list is the Subsystem ID
and Subsystem Vendor ID Capability.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com