поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XIO2001 датащи(PDF) 23 Page - Texas Instruments

Click here to check the latest version.
номер детали XIO2001
подробное описание детали  Express??to PCI Bus Translation Bridge
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

XIO2001 датащи(HTML) 23 Page - Texas Instruments

Back Button XIO2001 Datasheet HTML 19Page - Texas Instruments XIO2001 Datasheet HTML 20Page - Texas Instruments XIO2001 Datasheet HTML 21Page - Texas Instruments XIO2001 Datasheet HTML 22Page - Texas Instruments XIO2001 Datasheet HTML 23Page - Texas Instruments XIO2001 Datasheet HTML 24Page - Texas Instruments XIO2001 Datasheet HTML 25Page - Texas Instruments XIO2001 Datasheet HTML 26Page - Texas Instruments XIO2001 Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 131 page
background image
XIO2001 PCI Express™ to PCI Bus Translation Bridge
www.ti.com
SCPS212B – MAY 2009 – REVISED JULY 2009
Table 2-7. PCI Express Terminals (continued)
ZGU
ZAJ
I/O
CELL
CLAMP
EXTERNAL
SIGNAL
DESCRIPTION
BALL #
BALL #
TYPE
TYPE
RAIL
PARTS
TXP
G13
H13
DO
HS DIFF
VDD_15
High-speed transmit pair. TXP and TXN
Series
TXN
G12
G13
OUT
comprise the differential transmit pair for the
capacitor
single PCI Express lane supported.
WAKE
M13
L12
O
LV
VDD_33_
Wake is an active low signal that is driven low
CMOS
COMBIO
to reactivate the PCI Express link hierarchy’s
main power rails and reference clocks.
Note: Since WAKE is an open-drain output
buffer,
a
system
side
pullup
resistor
is
required.
Table 2-8. PCI System Terminals
ZGU
ZAJ
I/O
CELL
CLAMP
EXTERNAL
SIGNAL
DESCRIPTION
BALL #
BALL #
TYPE
TYPE
RAIL
PARTS
AD31
N05
N05
I/O
PCI Bus
PCIR
PCI address data lines
AD30
N04
L05
AD29
L05
M05
AD28
M05
N04
AD27
N03
N03
AD26
M04
L04
AD25
N02
M04
AD24
M03
N02
AD23
L04
L03
AD22
M02
M02
AD21
L03
N01
AD20
M01
L02
AD19
L02
K02
AD18
L01
M01
AD17
K02
K03
AD16
K01
L01
AD15
E01
F02
AD14
E02
E03
AD13
E03
E01
AD12
D01
E02
AD11
D02
D01
AD10
C01
C01
AD9
C02
D02
AD8
D03
B01
AD7
C03
A01
AD6
B02
B03
AD5
C04
C03
AD4
A02
A02
AD3
B03
A03
AD2
B04
C04
AD1
A03
C05
AD0
C05
B04
C/BE[3]
N01
M03
I/O
PCI Bus
PCIR
PCI command byte enables
C/BE[2]
J03
K01
C/BE[1]
F02
F03
C/BE[0]
B01
C02
CLK
F03
F01
I
PCI Bus
PCIR
PCI clock input. This is the clock input to the
PCI bus core.
CLKOUT0
B05
B05
O
PCI Bus
PCIR
PCI clock outputs. These clock outputs are
CLKOUT1
B06
B06
used to clock the PCI bus. If the bridge PCI
CLKOUT2
A07
B07
bus clock outputs are used, then CLKOUT6
CLKOUT3
B07
A07
must be connected to the CLK input.
CLKOUT4
A09
A08
CLKOUT5
A10
A10
CLKOUT6
B11
C10
DEVSEL
H02
H02
I/O
PCI Bus
PCIR
Pullup
PCI device select
resistor per
PCI spec
Submit Documentation Feedback
Overview
23



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com