XIO2001 datasheet(9/131 Pages) TI

9 / 131 page

XIO2001 PCI Express™ to PCI Bus Translation Bridge

www.ti.com

SCPS212B – MAY 2009 – REVISED JULY 2009

5-9

Secondary Uncorrectable Error Mask Register Description

............................................................... 103

5-10

Secondary Uncorrectable Error Severity Register Description

........................................................... 104

5-11

Secondary Error Capabilities and Control Register Description

........................................................... 105

5-12

Secondary Header Log Register Description

................................................................................ 106

6-1

Device Control Memory Window Register Map

............................................................................. 107

6-2

GPIO Control Register Description

............................................................................................ 108

6-3

GPIO Data Register Description

............................................................................................... 109

6-4

Serial-Bus Slave Address Register Descriptions

............................................................................ 110

6-5

Serial-Bus Control and Status Register Description

........................................................................ 111

6-6

Serial IRQ Mode Control Register Description

.............................................................................. 112

6-7

Serial IRQ Edge Control Register Description

............................................................................... 113

6-8

Serial IRQ Status Register Description

....................................................................................... 114

6-9

Pre-Fetch Agent Request Limits Register Description

...................................................................... 116

6-10

Cache Timer Transfer Limit Register Description

........................................................................... 117

6-11

Cache Timer Lower Limit Register Description

.............................................................................. 118

6-12

Cache Timer Upper Limit Register Description

.............................................................................. 118

MicroStar is a trademark of Texas Instruments.

PCI Express is a trademark of PCI-SIG.

All other trademarks are the property of their respective owners.

List of Tables

XIO2001 датащи(PDF) 9 Page - Texas Instruments

XIO2001 датащи(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL