поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

H838532H датащи(PDF) 122 Page - Renesas Technology Corp

номер детали H838532H
подробное описание детали  16-Bit Single-Chip Microcomputer H8 Family / H8/300H Super Low Power Series
PDF  508 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H838532H датащи(HTML) 122 Page - Renesas Technology Corp

Back Button H838532H Datasheet HTML 118Page - Renesas Technology Corp H838532H Datasheet HTML 119Page - Renesas Technology Corp H838532H Datasheet HTML 120Page - Renesas Technology Corp H838532H Datasheet HTML 121Page - Renesas Technology Corp H838532H Datasheet HTML 122Page - Renesas Technology Corp H838532H Datasheet HTML 123Page - Renesas Technology Corp H838532H Datasheet HTML 124Page - Renesas Technology Corp H838532H Datasheet HTML 125Page - Renesas Technology Corp H838532H Datasheet HTML 126Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 508 page
background image
Section 5 Power-Down Modes
Rev. 1.00 May 30, 2008 Page 102 of 484
REJ09B0436-0100
Bits 1 and 0: Active (medium-speed) mode clock select (MA1, MA0)
Bits 1 and 0 choose
φ
OSC/128, φOSC/64, φOSC/32, or φOSC/16 as the operating clock in active (medium-
speed) mode and sleep (medium-speed) mode. MA1 and MA0 should be written in active (high-
speed) mode or subactive mode.
Bit 1
MA1
Bit 0
MA0
Description
0
0
φ
OSC/16
0
1
φ
OSC/32
1
0
φ
OSC/64
1
1
φ
OSC/128
(initial value)
(2) System Control Register 2 (SYSCR2)
Bit
Initial value
Read/Write
7
1
6
1
5
1
4
NESEL
1
R/W
3
DTON
0
R/W
0
SA0
0
R/W
2
MSON
0
R/W
1
SA1
0
R/W
SYSCR2 is an 8-bit read/write register for power-down mode control.
Bits 7 to 5: Reserved bits
These bits are reserved; they are always read as 1, and cannot be modified.
Bit 4: Noise elimination sampling frequency select (NESEL)
This bit selects the frequency at which the watch clock signal (
φ
W) generated by the subclock pulse
generator is sampled, in relation to the oscillator clock (
φ
OSC) generated by the system clock pulse
generator. When
φ
OSC = 2 to 16 MHz, clear NESEL to 0.
Bit 4
NESEL
Description
0
Sampling rate is
φ
OSC/16
1
Sampling rate is
φ
OSC/4
(initial value)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com