| поискавой системы для электроныых деталей |
|
H838532H датащи(PDF) 120 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H838532H датащи(HTML) 120 Page - Renesas Technology Corp |
|
120 / 508 page ![]() Section 5 Power-Down Modes Rev. 1.00 May 30, 2008 Page 100 of 484 REJ09B0436-0100 5.1.1 System Control Registers The operation mode is selected using the system control registers described in table 5.3. Table 5.3 System Control Registers Name Abbr. R/W Initial Value Address System control register 1 SYSCR1 R/W H'07 H'FFF0 System control register 2 SYSCR2 R/W H'F0 H'FFF1 (1) System Control Register 1 (SYSCR1) Bit Initial value Read/Write 7 SSBY 0 R/W 6 STS2 0 R/W 5 STS1 0 R/W 4 STS0 0 R/W 3 LSON 0 R/W 0 MA0 1 R/W 2 — 1 — 1 MA1 1 R/W SYSCR1 is an 8-bit read/write register for control of the power-down modes. Upon reset, SYSCR1 is initialized to H'07. Bit 7: Software standby (SSBY) This bit designates transition to standby mode or watch mode. Bit 7 SSBY Description 0 • When a SLEEP instruction is executed in active mode, (initial value) a transition is made to sleep mode • When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode 1 • When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode • When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |